-
Using FPGA to achieve the VGA/LCD display relevant knowledge, including the proc...
用FPGA实现的VGA/LCD显示的相关知识,包含了程序的主要结构和主要功能模块的实现过程-Using FPGA to achieve the VGA/LCD display relevant knowledge, including the procedures for the main structure and main function modules of the realization process
- 2022-03-30 17:25:10下载
- 积分：1
-
CYUSB3.0
USB3.0开发板资料，采用CYUSB3.0(USB3.0 development board, using CYUSB3.0)
- 2014-02-18 08:19:00下载
- 积分：1
-
IC设计流程和设计方法
IC的设计可以分为两个部分，分别为：前端设计（也称逻辑设计）和后端设计（也称物理设计），这两个部分并没有统一严格的界限，凡涉及到与工艺有关的设计可称为后端设计。(The design of IC can be divided into two parts: front-end design (also called logic design) and back-end design (also known as physical design). These two parts do not have a uniform and strict boundary, and the design related to process can be called back-end design.)
- 2020-07-01 23:00:02下载
- 积分：1
-
wavelet
基于DB8小波变换的verilog代码设计，支持Avalon总线(Verilog DB8 Wavelet Transform Based on code design, support Avalon bus)
- 2011-01-11 13:45:55下载
- 积分：1
-
该代码在信令模块MK50H27 CPLD第七满足（Xilinx 95144）罗…
该代码为配合7号信令模块MK50H27的cpld(xilinx 95144)的逻辑代码,其中包括了VHDL及原理图.-the code to meet on the 7th of signaling modules MK50H27 cpld (Xilinx 95144 ) logic code, which included a schematic and VHDL.
- 2023-05-01 09:05:04下载
- 积分：1
-
DE2-chinese-user-manual
友晶 altera DE2开发板中文用户手册，对DE2开发板的完整介绍。(DE2 development board Chinese user manual, a complete description of the DE2 board.)
- 2012-04-12 10:28:30下载
- 积分：1
-
四通道DDS信号发生器
四通道DDS信号发生器，很好用的代码，大家一起分享(Four-channel DDS signal generator)
- 2021-03-08 14:49:28下载
- 积分：1
-
这是一个数字时钟数字逻辑电路，整个工程包上传…
这是一个数字时钟的数字逻辑电路，整个工程打包上传，时钟可以计时、校时、整点报时、定时闹钟。使用电路图实现的。在quatarsII里面仿真的并且下载到DE2板上运行过。-This is a digital clock digital logic circuits, the whole project package upload, the clock could be time, school hours, the whole point timekeeping, timing alarm clock. The use of circuit implementation. The quatarsII inside the simulation, and downloaded to the DE2 board to run-off.
- 2022-08-06 10:22:24下载
- 积分：1
-
一种接口控制板的逻辑电路设计CPLD程序。
一种接口控制板的逻辑电路设计CPLD程序。-an interface to the control board CPLD logic circuit design process.
- 2022-06-19 00:18:27下载
- 积分：1
-
用Verilog语言编写的实现NAND Flash块的控制存取以及同步的FIFO的控制
用Verilog语言编写的实现NAND Flash块的控制存取以及同步的FIFO的控制-Using Verilog languages realize NAND Flash block to control access as well as the synchronization FIFO control
- 2022-03-12 08:35:58下载
- 积分：1
