登录
首页 » VHDL » verilog写的数字频率计的选择模块,用与显示的选择

verilog写的数字频率计的选择模块,用与显示的选择

于 2022-02-01 发布 文件大小:80.99 kB
0 56
下载积分: 2 下载次数: 1

代码说明:

verilog写的数字频率计的选择模块,用与显示的选择-written in Verilog digital frequency meter option module, used and display options

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • shiyan5
    应用布莱克曼窗实现FIR滤波器,并绘制相应波形图案(Application Blackman window FIR filter, and draw the corresponding waveform pattern)
    2014-01-09 11:50:49下载
    积分:1
  • 用FPGA实现IIC通讯的主控端,最简化的代码,占用最小FPGA资源
    用FPGA实现IIC通讯的主控端,最简化的代码,占用最小FPGA资源-Use FPGA to come ture the main control of the iic comunication, the most simple code and using the least FPGA resource
    2022-07-10 12:46:57下载
    积分:1
  • Mainly on the introduction MAGIC3000 series CPLD development board of the 10 exa...
    主要介绍了关于MAGIC3000系列CPLD开发板的十个实例,如霓虹灯演示、与PC串口通信等。-Mainly on the introduction MAGIC3000 series CPLD development board of the 10 examples, such as neon demonstration, with the PC serial port communications.
    2023-06-17 08:20:04下载
    积分:1
  • RAD4FFTaRAD4iFFT
    基4的FFT正变换和反变换程序,速度特快,使用方法简单且在程序注解中标注。带有测试程序,且在多个项目中应用,正确性毋容置疑。(Rad4FFT 和 Rad4iFFT)
    2020-12-19 12:19:10下载
    积分:1
  • FFT_64points
    64点的 FFT verilog,它是串行计算的,工作频率不到100M,计算速率很高,里面的层次很清晰。(64-point FFT verilog serial computing, the operating frequency of less than 100M, the calculated rate is high, the level inside is very clear.)
    2021-04-03 11:29:07下载
    积分:1
  • adda
    说明:  基于FPGA 黑金ALINX 515的 ADDA采样模块源码(需调试)(ADDA Sampling Module Source Code Based on FPGA Heijin ALINX 515)
    2020-06-20 13:00:01下载
    积分:1
  • shuzishizhong
    这是基于verilog hdl的数字时钟源代码,能够实现时分秒的计时,可以手动进行调时与调分。(This is based on the digital clock verilog hdl source code, can be achieved when every minute of the time, you can adjust the time manually adjusting points.)
    2013-12-10 22:21:55下载
    积分:1
  • 这是一个HDB3的译码器,实现从HDB3双极性码到高低电平二值序列的转化...
    这是一个HDB3的译码器,实现从HDB3双极性码到高低电平二值序列的转化-This is a decoder of the HDB3, HDB3 bipolar from high-low-level code to the conversion of binary sequences
    2022-11-02 21:30:03下载
    积分:1
  • 用状态机实现一序列检测器,即检测到串行码{1110010}后,检测器输出1,否则输出0;...
    用状态机实现一序列检测器,即检测到串行码{1110010}后,检测器输出1,否则输出0; -State machine used to achieve one sequence detector, which detects the serial code (1110010), the detector output 1, otherwise output 0
    2022-02-05 19:06:27下载
    积分:1
  • asynchronous reset state machine
    异步复位状态机 -- State Machine with Asynchronous Reset -- dowload from: www.fpga.com.cn & www.pld.com.cn -asynchronous reset state machine-- State Machine with Asynchronou "s Reset-- dowload from : www.fpga.com.cn
    2023-07-14 12:30:03下载
    积分:1
  • 696518资源总数
  • 104297会员总数
  • 29今日下载