登录
首页 » VHDL » VHDL呼吸灯程序,VHDL学习例程

VHDL呼吸灯程序,VHDL学习例程

于 2022-01-28 发布 文件大小:6.48 MB
0 50
下载积分: 2 下载次数: 1

代码说明:

本代码绝对真实可靠,VHDL语言写的FPGA呼吸灯。大家可以参考学习,对于VHDL入门还是很有帮助的。库 ieee ; 使用 ieee.std_logic_1164.all ; 使用 ieee.std_logic_arith.all ; 使用 ieee.std_logic_unsigned.all ;已通过编译,已实现呼吸灯功能。 

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • AD9826-verilog
    使用Verilog编写的ad9826的控制模块(the module of ad9826 with verilog)
    2016-05-09 14:45:37下载
    积分:1
  • VHDL-SUBWAY
    基于QuartusII环境下的地铁自动售票系统(Subway auto ticketing system based on QuartusII)
    2011-04-20 09:35:24下载
    积分:1
  • Desktop4
    combinational circuits code in vhdl
    2018-08-13 17:33:14下载
    积分:1
  • Experimental _EDA experimental guidance notes EDA books EDA technology and VHDL...
    _EDA实验讲义EDA实验指导书EDA技术与VHDL第3章EDA技术实用教程EAD技术与实践.等等资料-Experimental _EDA experimental guidance notes EDA books EDA technology and VHDL in Chapter 3 of EDA technologies utility EAD Technology and Practice Guide. And so on Information
    2022-09-22 04:20:06下载
    积分:1
  • sobel-with-verilog-language
    用verilog实现sobel边缘检测算法(sobel edge detection with verilog language)
    2020-07-12 19:38:53下载
    积分:1
  • CLZ32
    针对32位MIPS微处理器中CLZ指令(对单个字高位连零进行计数)的实现电路,使用了类似于超前进位的逻辑结构。包含测试文档,以及Design Compile所用的环境和脚本。(The CLZ instruction counts the number of leading zeros in a word. The 32-bit word in the GPR rs is scanned from most-significant to least-significant bit.The number of leading zeros is counted and the result is written to the GPR rd. If all 32 bits are cleared in the GPR rs, the result written to the GPR rd is 32. )
    2021-03-31 19:39:08下载
    积分:1
  • demo_as32ttl1w
    可以获取各种字符,并在数码管显示出来,非常的靠谱且稳定(Various characters can be acquired and displayed on the digital tube.)
    2020-06-16 15:00:02下载
    积分:1
  • SPI接口的实现以及对外设的读写操作,其中包扩了几种工作方式,同时可以读取外设的版本号,传输速率可以达到2Mbps...
    SPI接口的实现以及对外设的读写操作,其中包扩了几种工作方式,同时可以读取外设的版本号,传输速率可以达到2Mbps-SPI interface implementation, as well as read and write operations on the peripheral, which extended several work packages at the same time can read the version number of peripherals, transfer rate up to 2Mbps
    2022-03-19 12:53:00下载
    积分:1
  • zixiechengxu
    用verilog编写的包含有与DSP通信,三电平svpwm实现的程序,(Written in verilog contains communicate with the DSP, three-level svpwm realize the procedures)
    2021-04-18 15:28:51下载
    积分:1
  • uart_byte_rx
    说明:  libero soc工程,实现通过串口接收到单字节数据后并返回发送给上位机(Libero SOC project, which realizes receiving single byte data through serial port and sending it back to host computer)
    2020-06-21 09:20:01下载
    积分:1
  • 696518资源总数
  • 104298会员总数
  • 46今日下载