登录
首页 » Verilog » Verilog实现基于FPGA的反应测试系统

Verilog实现基于FPGA的反应测试系统

于 2022-01-27 发布 文件大小:3.32 MB
0 84
下载积分: 2 下载次数: 2

代码说明:

2016年4月19日22:51:52 反应测试系统

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论


0 个回复

  • RS232串口Verilog源码
    资源描述RS232串口Verilog源码,可以直接用于和其他外设或FPGA的串口通讯
    2022-01-26 08:26:44下载
    积分:1
  • 5956474temperature
    DS18b20 temperature sensor vhdl code
    2010-07-04 03:46:44下载
    积分:1
  • 地址数据总线
    这包括地址数据总线 (ad 总线) 的 verilog 代码为一个 cpu。地址数据位为 16 位。
    2022-02-14 11:47:14下载
    积分:1
  • PWM
    飞思卡尔智能车芯片模块程序 MC9S12XS128 测试通过(freescale smart car for MC9S12XS128)
    2011-08-04 10:34:33下载
    积分:1
  • verilogsram
    SRAM 读写实验,SRAM存储器的读写操作,Verilog源码有助于提高代码coding能力。使用例程。(SRAM write and read)
    2017-04-20 22:20:05下载
    积分:1
  • Manchester-code-of-VHDL-program
    利用FPGA实现硬件的VHLD语言的Manchester code。(Hardware implementation using FPGA VHLD language Manchester code.)
    2013-07-14 22:08:25下载
    积分:1
  • 整个工程代码
    说明:  掌握SDRAM数据读写、刷新、初始化以及FPGA串口收发时序,熟练FIFO IP核的生成和调用。(Master SDRAM data read and write, refresh, initialization and the timing of sending and receiving of the serial port of the FPGA, skilled in the generation and invocation of the FIFO IP core.)
    2019-01-21 17:21:27下载
    积分:1
  • UART module Verilog codes and guidance
    Verilog codes of UART modules and guidances of UART
    2022-05-19 07:09:53下载
    积分:1
  • ControlUnit
    Control Unit VHDL code. Xilinx Spartan 3E board
    2012-03-15 13:29:40下载
    积分:1
  • Dec_mul
    时间同步后即可确定每帧数据的起始位置,这样就能完整的截取下每一帧。但是,数据中还带有频偏信息。在常规的通信系统中,多普勒很小仅仅会带来很小的频偏,但是在大多普勒的情况下,频偏将非常大,20马赫的速度将会带来将近34K的频偏。因此,如何很好的纠正频偏即为本系统的难点。 OFDM中,我们将大于子载波间隔倍数的频偏称为整数倍频偏,而将小于一个子载波间隔的频偏称为小数倍频偏。频偏矫正精度只要能保证小于十分之一倍的子载波间隔,频偏就不会对均衡和解调造成影响。本文中我们借鉴这种思想,由于硬件资源限制,我们将在接收端做64点FFT,即相当于将频域划分为64份,我们将小于 的频偏称为小数倍频偏,将 整数倍的频偏称为整数倍频偏。本程序即基于SCHIMDL经典方法完成小数倍频偏纠正(After time synchronization can determine the starting position of each frame data, so you can complete the interception of each frame. However, in the data with frequency information. In conventional communication systems, doppler small will bring only small deviation, but in the case of most of the doppler, frequency PianJiang is very large, 20 Mach speed will lead to deviation of nearly 34 k. Therefore, how to good to correct deviation is the difficulty of this system. OFDM, we will be bigger than the sub-carrier spacing ratio of frequency deviation is called the integer frequency offset, and the interval will be less than a child carrier frequency offset is called decimal frequency doubling. Deviation is less than one over ten times as long as can guarantee accuracy of sub-carrier spacing, deviation will not affect balance and demodulation. This article, we draw lessons from the idea, due to the limited hardware resources, we will do 64 points FFT at the receiving end, which is equ)
    2013-12-26 18:00:24下载
    积分:1
  • 696518资源总数
  • 104441会员总数
  • 19今日下载