登录
首页 » VHDL » 关于VHDL编程的教程,比较系统的讲解,很有用的书

关于VHDL编程的教程,比较系统的讲解,很有用的书

于 2022-01-26 发布 文件大小:6.13 MB
0 99
下载积分: 2 下载次数: 1

代码说明:

关于VHDL编程的教程,比较系统的讲解,很有用的书-a book about VHDL

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 4-code
    设计一个十进制计数器,具有显示位置随计数时钟在八个数码管中左右滚动的功能。(Design of a decimal counter, a display position with the count clock in at around eight digital scrolling function.)
    2016-05-24 17:00:31下载
    积分:1
  • VHDL语言100例详解
    说明:  VHDL语言100例详解。详细讲解了用VHDL语言进行数字电路和数字系统设计的知识。用100个实例,不仅进行基础的门电路设计,而且还有较为复杂的数字系统设计。这些实例可以直接被调用。(VHDL Elaborates on 100 cases. Detailed account of VHDL for digital circuits and digital systems design knowledge. With 100 examples, not only for infrastructure gate design, but also more complex digital system design. These examples can be called.)
    2005-09-04 17:15:21下载
    积分:1
  • verilog
    VERILOG设计实例,非常详细的例子,有交通灯,频率计,数字跑表等等例子(Verilog design example, a very detailed examples have traffic lights, frequency meter, digital stopwatch, etc. Examples of)
    2008-05-28 22:12:57下载
    积分:1
  • 利用Verilog HDL对AD7705进行控制ADC采样,实验室师兄的
    利用Verilog HDL对AD7705进行控制ADC采样,实验室师兄的-Using Verilog HDL to the AD7705 control ADC sampling, laboratory师兄the
    2023-01-10 03:55:04下载
    积分:1
  • cnt
    在ise开发环境下,建立顶层模块和子模块的层次结构,其实现的功能是一个可复位课暂停开始继续的建议秒表(In ise development environment, establish a hierarchy of top-level modules and sub-modules, and its function is to achieve a resettable class resumes proposal to suspend the stopwatch)
    2014-11-03 19:35:21下载
    积分:1
  • 8bit-cpu
    VHDL由简单存储器,计数器等搭建最终实现8位的cpu设计(VHDL realization 8 of cpu design)
    2015-10-16 14:26:34下载
    积分:1
  • jj
    说明:  电子工程师学习的最好的学习资料,能够了解电子设计必学软件资料。建议珍藏,电子设计初学者必备(Electronic engineers to learn the best learning materials, to understand the electronic design will learn software data. Recommended collection, electronic design for beginners)
    2014-06-10 20:04:54下载
    积分:1
  • vhdl coding for Carry Select Adder
    这是一个vhdl代码的进位选择加法器及其工作100%。
    2023-08-26 17:05:04下载
    积分:1
  • CPU
    使用verilog作为CPU设计语言实现单数据通路五级流水线的CPU。具有32个通用寄存器、一个程序计数器PC、一个标志寄存器FLAG,一个堆栈寄存器STACK。存储器寻址粒度为字节。数据存储以32位字对准。采用32位定长指令格式,采用Load/Store结构,ALU指令采用三地址格式。支持有符号和无符号整数加、减、乘、除运算,并支持浮点数加、减、乘、除四种运算,支持与、或、异或、非4种逻辑运算,支持逻辑左移、逻辑右移、算术右移、循环右移4种移位运算,支持Load/Store操作,支持地址/立即数加载操作,支持无条件转移和为0转移、非0转移、无符号>转移、无符号<转移、有符号>转移、有符号<转移等条件转移。()
    2008-06-02 16:34:00下载
    积分:1
  • 希尔伯特变换是通信系统中的一个重要组成部分,如:
    The Hilbert Transform is an important component in communication systems, e.g. for single sideband modulation/demodulation, amplitude and phase detection, etc. It can be formulated as filtering operation which makes it possible to approximate the Hilbert Transform with a digital filter. Due to the non-causal and infinite impulse response of that filter, it is not that easy to get a good approximation with low hardware resource usage. Therefore, different filters with different complexities have been implemented. The detailed discussion can be found in "Digital Hilbert Transformers or FPGA-based Phase-Locked Loops" (http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=4629940). The design is fully pipelined for maximum throughput.
    2023-02-02 09:20:04下载
    积分:1
  • 696518资源总数
  • 105678会员总数
  • 22今日下载