登录
首页 » VHDL » 关于VHDL编程的教程,比较系统的讲解,很有用的书

关于VHDL编程的教程,比较系统的讲解,很有用的书

于 2022-01-26 发布 文件大小:6.13 MB
0 74
下载积分: 2 下载次数: 1

代码说明:

关于VHDL编程的教程,比较系统的讲解,很有用的书-a book about VHDL

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论


0 个回复

  • 伪随机二进制序列无符号17位计数器
    这通过反馈来实现一个 17 位伪随机的无符号计数器异或的位 0 和 3。 注意 ︰ 如果也绝不是独家使用相反,这会反相平行的位模式 & 这将意味着所有位都零是一种有效模式和所有那些不都是有效。  目前所有的都是有效的。
    2022-12-08 06:25:03下载
    积分:1
  • ModelSim waveform can be compared to the current functional simulation with a re...
    ModelSim的波形比较的功能可以将当前仿真与一个参考数据(WLF文件)进行比较,比较的结果可以在波形窗口或者列表窗口中查看,也可以将比较的结果生成一个文本文件-ModelSim waveform can be compared to the current functional simulation with a reference (WLF paper ), the results can be compared in the waveform window or window List View, it will also compare the results generate a text file
    2023-05-21 00:20:02下载
    积分:1
  • SD_verilog
    说明:  该代码,只用了硬件描述语言Verilog在完成对SD卡控制器的编写,经济实用(The code, only the hardware description language Verilog in the completion of the SD card controller to prepare, economical and practical)
    2020-12-27 22:19:02下载
    积分:1
  • AVS motion compensation circuit of VLSI Design and Implementation of a standard...
    AVS运动补偿电路的VLSI设计与实现 提出了一种基于AVS标准的高效的运动补偿电路硬件结构,该设计采用了8 X 8块级流 水线操作,运动矢量归一化处理和插值滤波器组保证了流水线的高效运行以及硬件资源的最优 利用。采用Verilog语言完成了VLSI设计,并通过EDA软件给出仿真和综合结果。-AVS motion compensation circuit of VLSI Design and Implementation of a standard based on the AVS motion compensation circuit efficient hardware structure, the design used 8 X 8 block-level pipelining, the normalized motion vector processing and interpolation filter bank guarantee efficient operation of the pipeline, as well as the optimal use of hardware resources. Using Verilog language completed VLSI design and EDA software through simulation and synthesis results.
    2022-01-21 20:19:47下载
    积分:1
  • ad9788_spi_ctrl
    spi driver: Analog Device DAC ad9788 SPI Controller
    2015-05-19 14:03:25下载
    积分:1
  • hard work for Dictyophora development. . We hope that the right useful.
    辛辛苦苦的作品应用于DE2 的 开发。。希望对大家有用。-hard work for Dictyophora development. . We hope that the right useful.
    2022-05-25 11:15:19下载
    积分:1
  • dianzibiao
    这是一个数字逻辑课程的电子表的实现,利用VHDL语言实现,初学者可以完全掌握,很有帮助。(This is the realization of the electronic timepiece a digital logic course, the use of VHDL language, beginners can fully grasp and helpful.)
    2016-04-19 17:20:34下载
    积分:1
  • Subway_VHDL
    模拟地铁自动售票机选票、付款、取票、找零等功能,包含软件仿真和硬件响应,可供仿真测试和FPGA验证。(Analog subway ticket vending machine ballots, payment, tickets, give change and other features, including software simulation and hardware response for simulation and FPGA verification test.)
    2016-03-14 10:44:14下载
    积分:1
  • 0
    说明:  用VHDL语言设计一个校验器,用for loop实现8位数据的偶校验,(With a for loop to achieve 8-bit data parity)
    2011-12-06 15:47:01下载
    积分:1
  • hdl_adder
    说明:  MATLAB to HDL Code conversion
    2020-06-17 12:40:01下载
    积分:1
  • 696518资源总数
  • 104514会员总数
  • 30今日下载