登录
首页 » VHDL » 这是用VHDL编写的FPGA与计算机进行串口通信的程序和一个LED程序...

这是用VHDL编写的FPGA与计算机进行串口通信的程序和一个LED程序...

于 2022-01-25 发布 文件大小:536.50 kB
0 52
下载积分: 2 下载次数: 1

代码说明:

这是用VHDL编写的FPGA与计算机进行串口通信的程序和一个LED程序-VHDL and FPGA prepared by the computer serial communication procedures and an LED procedures

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • CH2CH1VHDL 数字电路参考书所有程序3
    CH2CH1VHDL 数字电路参考书所有程序3-CH2CH1VHDL digital circuit reference all three procedures
    2022-05-29 17:53:40下载
    积分:1
  • 01_基于ZYNQ的FPGA基础入门
    VIVADO SOC 使用文档 基于zynq 7020(vivado soc example text of zynq)
    2020-06-17 12:00:01下载
    积分:1
  • ODBC
    ODBC编程实例,使用ODBC对基于开关量数据采集卡的通信接口设计与实现。(ODBC programming examples, using ODBC for data acquisition card based digital communications interface design and implementation.)
    2013-07-14 13:16:35下载
    积分:1
  • SPWM
    FPGA上用verilog写的SPWM控制程序,完美运行!自由调试,毕设内容,十分宝贵(The SPWM control program by verilog FPGA perfect run! Free commissioning, Bi-based content, invaluable)
    2013-05-05 21:36:10下载
    积分:1
  • i2c
    本文研究的IIC总线控制器具有如下特征 1.兼容飞利浦I2C标准,以主机模式与外围设备进行数据通信,对IIC从机模型进行读/读,读/写,写/写,写/读[18]。 2.多主操作 3.软件可编程时钟频率 4.时钟拉伸和等待状态生成 5.软件可编程确认位 6.时钟同步设计 7.仲裁中断丢失,自动转移取消 8.开始/停止/重复启动检测/确认生成 9.总线忙检测(The IIC bus controller studied in this paper has the following characteristics. 1. Compatible with Philips I2C standard, data communication between host mode and peripheral devices, read/read, read/write, write/write, write/read for IIC slave model [18]. 2. Multiple Main Operations 3. Software programmable clock frequency 4. Clock stretching and waiting state generation 5. Software Programmable Confirmation Bit 6. Clock Synchronization Design 7. Loss of arbitration interruption and cancellation of automatic transfer 8. Start/Stop/Repeat Start Detection/Verification Generation 9. Bus busy detection)
    2019-06-18 12:18:10下载
    积分:1
  • delayline_b
    基于延迟线的数字脉冲宽度调制,用于电力电子设备的触发信号产生(puls wide modulator based on delayline)
    2015-03-10 15:45:01下载
    积分:1
  • VHDL的四选一选择器
    VHDL的四选一选择器-VHDL four elected a selector
    2022-03-04 19:05:14下载
    积分:1
  • VHDL design language based on 8
    基于VHDL语言的设计8位CISC微处理器实例-VHDL design language based on 8-bit CISC microprocessor examples
    2023-06-06 01:10:04下载
    积分:1
  • fpga_sdram_inst
    nios学习资料,fpga调用外部sdram实例,值得初学者下载。(nios learning materials, fpga call external sdram instance, it is worth beginners to download.)
    2013-08-24 22:26:31下载
    积分:1
  • count16
    说明:  制作16位流水灯,实现LED模块对于拨杆0和1的识别(Making 16-bit pipeline lamp to realize the recognition of dial rod 0 and 1 by LED module)
    2020-06-24 01:20:02下载
    积分:1
  • 696518资源总数
  • 104298会员总数
  • 46今日下载