-
3.4
移位除乘法器带testbench好用的工程(Useful addition to the shift multiplier works with testbench)
- 2011-07-26 10:54:46下载
- 积分：1
-
1024point-fft--using-verilog-hdl
1024点快速傅里叶变换，使用verilog hdl硬件描述语言(1024point FFT，using verilog hdl)
- 2013-03-09 10:54:42下载
- 积分：1
-
fir_lms
基于FIR滤波器的LMS自适应算法的FPGA实现,verilog语言(FIR filter based on LMS adaptive algorithm on FPGA, VHDL language)
- 2015-10-11 19:23:03下载
- 积分：1
-
数码管显示
在FPGA EGO1的口袋平台上实现数码管滚动显示学号的功能(Rolling on the digital tube to display the school number)
- 2021-04-17 10:08:52下载
- 积分：1
-
ATmega128通讯口示例程序
用于ATmega128的一些通讯程序，包含I2C UART，SPI等接口，用ICCAVR编译(for ATmega128 some communications procedures, including UART I2C, SPI interfaces with ICCAVR compiler)
- 2005-03-21 11:26:08下载
- 积分：1
-
基于DDS的DA正弦波输出
Sample behavioral waveforms for design file sin_rom.vThe following waveforms show the behavior of altsyncram megafunction for the chosen set of parameters in design sin_rom.v. For the purpose of this simulation, the contents of the memory at the start of the sample waveforms is assumed to be ( 3F0, 3F1, 3F2, 3F3, ...). The design sin_rom.v has one read port. The read port has 1024 words of 10 bits each. The output of the read port is unregistered. Fig. 1 : Wave showing read operation. The above waveform shows the behavior of the design under normal read conditions. The read happens at the rising edge of the enabled clock cycle. The output from the RAM is undefined until
- 2022-01-26 04:06:16下载
- 积分：1
-
1024-point-FFT-in-verilog.pdf
1024 点得快速傅里叶变换算法 FPGA in verilog(1024 point FFT on a FPGA written in verilog)
- 2014-03-26 22:56:23下载
- 积分：1
-
cputimer
基于 CPU 的精确计时器，时钟频率越高，计时越准(Based on the exact CPU timer, the higher clock frequency, the more time-quasi-)
- 2009-04-25 10:36:11下载
- 积分：1
-
build synthesizer on a de2 dev fpga board
build synthesizer on a de2 dev fpga board
- 2023-07-24 00:25:04下载
- 积分：1
-
CGRA加密算法可重构
工作机制如下：
1、 系统上电,配置信息由片外加载到片上配置存储器中;
2、 执行某算法前，将此算法所有的配置包写入到配置包存储器中（配置包存储器包含在配置解析单元中）;
3、 配置解析单元解析配置索引,从配置存储器中选择相应的配置对可重构阵列及功能模块进行配置；
4、 阵列从外部中读取数据进行计算，计算结果写出到密文寄存器中；
5、 可重构阵列与功能模块计算的中间结果数据只与通用寄存器堆进行交互；
6、 阵列计算的中间结果通过通用寄存器堆缓存；
- 2023-05-25 10:10:04下载
- 积分：1
