登录
首页 » VHDL » 这是可编程逻辑器件(CPLD)初学者的入门级文章,仅供参考。...

这是可编程逻辑器件(CPLD)初学者的入门级文章,仅供参考。...

于 2022-01-22 发布 文件大小:1.61 MB
0 72
下载积分: 2 下载次数: 1

代码说明:

这是可编程逻辑器件(CPLD)初学者的入门级文章,仅供参考。-This is the programmable logic device (CPLD), the entry-level beginners articles for reference purposes only.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • GTX4
    光纤发送接收模块,verilog编写,主要用于光纤的发送和接收,波长1310nm(Fiber optic transmitter receiver module, verilog written primarily for transmitting and receiving the optical fiber, wavelength 1310nm)
    2016-06-28 14:06:40下载
    积分:1
  • agc
    无线通信中接收侧自动增益控制模块的vhdl代码实现(Receive side of the AGC module vhdl code for wireless communications)
    2020-10-22 14:27:23下载
    积分:1
  • sigma-delta-modulator
    实现SIGMA-DELTA Modulator的veriolog代码(sigma-delta moudulator for RFPLL )
    2020-11-11 13:39:44下载
    积分:1
  • 适用于满足I2C协议的flash读/写操作程序,只需要设置要读/写的字节数,就可以直接使用!...
    适用于满足I2C协议的flash读/写操作程序,只需要设置要读/写的字节数,就可以直接使用!-Applicable to meet the I2C protocol flash read/write operations, only need to set to read/write number of bytes can be used directly!
    2023-04-08 02:50:03下载
    积分:1
  • 二进制BCD码变换器采用VHDL
    这是一个经过测试和使用的VHDL代码,用于将16位二进制输入数据转换为4位BCD。如果您直接驱动显示器而不经过处理器,并且希望显示在主程序中计算的参数,则该程序非常有用。有关转换的戏剧方面,请阅读随附的pdf。
    2022-09-26 04:05:02下载
    积分:1
  • util_gmii_to_rgmii
    说明:  rgmii代码编写,实现rgmii接口功能,可进行参考设计(The rgmii code is written to realize the function of rgmii interface, which can be used for reference design)
    2021-03-18 10:19:20下载
    积分:1
  • VHDL语言教材
    VHDL语言教材-The teaching material of VHDL Language
    2022-02-25 16:17:11下载
    积分:1
  • FPGA_Cordic_Atan_A
    串行流水线格式:使用COrdic 算法计算反正切:向量模式下求角度 16bit :数据全部补码格式 (Serial line format: Use COrdic algorithm arctangent: seeking angle vector mode 16bit: full complement data format)
    2014-10-13 20:55:52下载
    积分:1
  • FIFO
    fifi asyncronous and syncronus
    2012-04-30 02:31:24下载
    积分:1
  • -Elliptic
    We present elliptic curve cryptography (ECC) coprocessor, which is dual-field processor with projective coordinator. We have implemented architecture for scalar multiplication, which is key operation in elliptic curve cryptography. Our coprocessor can be adapted both prime field and binary field, also contains a control unit with 256 bit serial and parallel operations , which provide integrated highthroughput with low power consumptions. Our scalar multiplier architecture operation is perform base on clock rate and produce better performance in term of time and area compared to similar works. We used Verilog for programming and synthesized using Xilinx Vertex II Pro devices. Simulation was done with Modelsim XE 6.1e, VLSI simulation software from Mentor Graphics Corporation especially for Xilinx devices.
    2012-02-09 10:48:50下载
    积分:1
  • 696518资源总数
  • 104444会员总数
  • 15今日下载