-
Hardware Description Language VHDL of the frequency counter program can be used...
硬件描述语言VHDL的频率计程序,可用于做实验,或者初学者借鉴.-Hardware Description Language VHDL of the frequency counter program can be used for experiments, or the beginners learn.
- 2023-01-23 07:20:04下载
- 积分:1
-
DDSa
程序是完整的一个数字下变频器的一个Verilog程序,经测试可以使用,欢迎下载(Program is a complete Verilog program a digital down converter, tested can be used, please download)
- 2016-05-23 22:11:25下载
- 积分:1
-
verilogsram
FPGA Verilog HDL 读写SRAM(SRAM FPGA Verilog HDL to read and write)
- 2012-11-11 11:41:04下载
- 积分:1
-
generate-white-noise-with-fpga
一共7篇文章,介绍了使用fpga产生任意分布白噪声的方法,值得借鉴(A total of seven articles, describes using fpga to generate arbitrary distribution of white noise, it is worth learning)
- 2012-12-21 16:41:35下载
- 积分:1
-
一篇比较好的spi接口的vhdl实现的参考
一篇比较好的spi接口的vhdl实现的参考-A relatively good spi interface realize VHDL reference
- 2023-05-08 20:50:03下载
- 积分:1
-
UART异步串行通信协议的源代码,采用VHDL语言…
uart异步串口通信协议的源代码,用vhdl语言编写,并且有完整得测试文件-UART asynchronous serial communication protocol source code, using VHDL language, and may have a complete test file
- 2022-03-20 22:18:17下载
- 积分:1
-
uart766
---实现的部分VHDL 程序如下。
--- elsif clk1x event and clk1x = 1 then ---if std_logic_vector(length_no) >= “0001” and std_logic_vector(length_no) <= “1001” then -----数据帧数据由接收串行数据端移位入接收移位寄存器---rsr(0) <= rxda --- rsr(7 downto 1) <= rsr(6 downto 0) --- parity <= parity xor rsr(7) --- elsif std_logic_vector(length_no) = “1010” then --- rbr <= rsr --接收移位寄存器数据进入接收缓冲器--- ...... --- end if(--- achieve some VHDL procedure is as follows.--- Elsif clk1x event and then a clk1x = s--- if td_logic_vector (length_no))
- 2007-06-02 12:44:31下载
- 积分:1
-
Coding Style
良好的Coding Style能减少Bug,减少锁存器出现的可能以及其他隐藏逻辑错误,也有助于减小芯片面积或所用资源(Good Coding Style can reduce Bug, reduce the possibility of latches and other hidden logic errors, and also help to reduce chip area or resources used.)
- 2020-06-17 12:00:01下载
- 积分:1
-
Data Encryption Standard or DES
加密已经成为我们生活的一部分,我们
- 2022-04-28 04:42:22下载
- 积分:1
-
RISC
说明: URISC的RTL级设计,Verilog代码(Design: URISC RTL Verilog)
- 2019-06-16 23:07:39下载
- 积分:1