▍1. 简易信号发生器 FPGA
说明: 简易信号发生器,可以实现简单的信号实现,任意波编辑,通过FPGA的verilog语言实现功能,自测可以正常使用。(Simple signal generator, can realize simple signal realization, arbitrary wave editing, through FPGA Verilog language function, self-test can be used normally.)
说明: 简易信号发生器,可以实现简单的信号实现,任意波编辑,通过FPGA的verilog语言实现功能,自测可以正常使用。(Simple signal generator, can realize simple signal realization, arbitrary wave editing, through FPGA Verilog language function, self-test can be used normally.)