▍1. 信号发生器
说明: 一个vivado和matalab混合编程的信号发生器,注意要把vivado里面的核文件路径改一下(A signal generator with mixed programming of vivado and matalab, pay attention to changing the path of the core file in vivado)
it can add two numbers and shows the answer
说明: it can add two numbers and shows the answer
说明: EDA软件VCS学习中用到的实际例子,都已经通过调试验证(Practical examples used in the learning of EDA software VCS have been verified by experiments.)
实现AHB转SRAM接口实现,支持猝发,零等待延迟(Implementation of AHB to SRAM Interface)
说明: 实现AHB转SRAM接口实现,支持猝发,零等待延迟(Implementation of AHB to SRAM Interface)
芯片验证漫游指南附赠源代码,适合初学者学习(Chip Verification Walkthrough Guide with Source Code)
说明: 芯片验证漫游指南附赠源代码,适合初学者学习(Chip Verification Walkthrough Guide with Source Code)
一个用 verilog 实现的对FPGA串口进行控制的,串口控制器源代码(A serial port of FPGA is controlled by verilog. The source code of serial port controller)
说明: 一个用 verilog 实现的对FPGA串口进行控制的,串口控制器源代码(A serial port of FPGA is controlled by verilog. The source code of serial port controller)
Synthesis and fpga implementation of UART
利用DE0nano开发板实现了对用的卷积神经网络(The CNN algorithm is implemented.based FPGA)
可调电阻AD5270的Verilog测试读写功能代码(a test code for AD5270 to write and read)
好用的SDRAM控制器,经过FPGA平台验证过。(It is a SDRAM controller with verilog code. It is a good code, and confirmed.)