-
CounterPanel
A panel with test run counters.
- 2014-02-18 09:44:45下载
- 积分:1
-
VCPP
实验了界面组态和串口通信,完成了界面显示,通过串口变化功能(Experimental interface configuration and serial communication, completed through the serial interface display change function)
- 2013-03-15 22:46:42下载
- 积分:1
-
jiugongwenti
(九宫问题)在一个3×3的九宫中有1-8这8个数及一个空格随机的摆放在其中的格子里,如图1-1所示。现在要求实现这个问题:将该九宫格调整为如图1-1右图所示的形式。调整的规则是:每次只能将与空格(上、下、或左、右)相邻的一个数字平移到空格中。试编程实现这一问题的求解。((Nine-palace issues) in a 3 × 3 of the Nine-palace are 1-8 this 8 random number and the placing of a space in which the cell house, as shown in Figure 1-1. Now required to achieve this issue: the squares adjustment for the right as shown in Figure 1-1 form. Adjustment of the rules: each can only be with the spaces (upper and lower, or left, right) adjacent to a digital flat space. Test Programming to solve this problem.)
- 2008-12-25 22:07:50下载
- 积分:1
-
AD1
利用数据板卡进行数据采集,利用半满的方式将模拟量转换成数字量(Data card for data acquisition, the use of half-full way to convert analog into digital)
- 2012-06-19 12:52:38下载
- 积分:1
-
均衡
说明: lms以及rls对信道进行均衡,实现误差减小,(Channel equalization)
- 2020-05-23 15:56:24下载
- 积分:1
-
KQSQDAJ
关于信道估计的程序,用MATLAB实现,包括导频的插入提取,FFT IFFT ,循环前缀的加入提取()
- 2018-02-01 12:21:18下载
- 积分:1
-
mD_track-master
说明: 使用wifi信号进行人体定位追踪,里面有AOA和TOF的计算能够准确计算人体位置(Using WiFi signal to locate and track human body.The calculation with AOA and TOF can accurately calculate the position of human body)
- 2020-12-17 19:55:52下载
- 积分:1
-
cs
说明: 在matlab环境下,仿真基于循环平稳特征检测的频谱感知,(Spectral sensing based on cyclic stationary feature detection)
- 2019-11-19 21:27:31下载
- 积分:1
-
da1469x_led_driver
说明: LED样例代码,原厂提供。凑够20个字才行吗?(Led sample code, provided by the original factory. Can you make up 20 words?)
- 2019-11-19 18:34:37下载
- 积分:1
-
TheResearchAndIPDesignOfSMBusBasedSmartBattery
本文研究了SMBus
规范,介绍了典型的基于片上系统(SoC)设计的知识产权核(IP)实现,采用自顶向下
(Top-down)的集成电路设计方法完成了设计,并架构了基于总线功能模型(BFM)的验证平台
完成功能仿真,顺利完成了逻辑综合和时序仿真。FPGA 验证和投片后测试均表明设计具有
良好的性能。(This paper studies the SMBus specification, based on the introduction of the typical system-on-chip (SoC) intellectual property core design (IP) implementation, using top-down (Top-down) of the integrated circuit design methods achieve a design and architecture based on the total Line functional model (BFM) achieve functional verification platform for simulation, successfully completed a logic synthesis and timing simulation. FPGA silicon validation and post-tests show that the design has good performance.)
- 2009-03-26 12:16:53下载
- 积分:1