登录
首页 » Verilog » AXI slave

AXI slave

于 2023-09-07 发布 文件大小:12.07 kB
0 109
下载积分: 2 下载次数: 2

代码说明:

一个AXI slave的Verilog实现代码,内部有基于UVM编写的testbench,该slave是基于AXI3协议来实现的,可以给初学者一些启示

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论


0 个回复

  • ppmencoder
    一个八位的并行输入,串行输出的编码器;带有开头结尾帧。(It is an encode with eight palallel input and a serial output.)
    2020-11-23 01:19:34下载
    积分:1
  • 1553B总线接口技术研究及FPGA实现
    说明:  基于FPGA的1553b接口设计详细设计论文(1553B design based on FPGA)
    2019-04-18 11:02:52下载
    积分:1
  • VerilogHdlPracticeAndSystemDesign
    本RAR包括《Verilog-HDL实践与应用系统设计》一书中的全部例子,这些例子全部通过了验证。第七章以后的设计实例,不仅有Verilog-HDL的例子,也附了包括VB、VC++等源程序,甚至将DLL的生成方法也详尽地作了说明。(The RAR includes " Verilog-HDL Practice and Application of system design," a book full of examples, all passed validation. Chapter VII of the future design examples, not only examples of Verilog-HDL, but also attached, including VB, VC++ source code, etc., and even DLL generation methods explained in detail.)
    2009-11-10 19:40:12下载
    积分:1
  • Three-Pulse-VSR-
    对三相电压型逆变器的数学模型进行了详细的数学推导,简单容易理解(Three-phase voltage inverter for the mathematical model of a detailed mathematical derivation is simple and easy to understand)
    2011-08-14 22:30:28下载
    积分:1
  • verilogppt
    北航夏宇闻的Verilog的PPT讲稿,挺经典的,适合初学者学习(Northern Xia Yu Wen' s Verilog the PPT script, very classic, suitable for beginners to learn)
    2011-06-16 11:32:45下载
    积分:1
  • LDPCtest
    ldpc编码器ru算法的verilog语言的完整实现,希望对您有用(ldpc encoder, RU, VERILOG,altera)
    2021-01-07 14:08:53下载
    积分:1
  • frame_syn
    通信系统中数据的传输以帧为单位,在FPGA中帧头检测是通信系统中的一部分,该程序实现了FPGA中帧头的检测。(Transmission of data in a communication system in units of frames, the frame header is detected in the FPGA part of the communication system, the realization of the frame header is detected in the FPGA.)
    2014-08-27 16:02:54下载
    积分:1
  • ADC_Data_Recv_Module
    接收机测试输入信号, 生成正余弦波,采样率、频率、幅度、相位可调节 并将生成的数据进行输出 压缩包包括Verilog代码、testbench代码、word文档 matlab仿真代码(The receiver tests the input signal, Generation of positive cosine wave, sampling rate, frequency, amplitude, phase can be adjusted And output the generated data The compressed package includes the Verilog code, the testbench code Matlab simulation code)
    2017-12-08 17:56:02下载
    积分:1
  • Q8051
    Quick Cores 的Q8051,带JTAG接口,编译时提示调试模块缺少TRACE模块。
    2023-07-08 15:15:04下载
    积分:1
  • fft source code
    FFT源代码64。
    2023-04-12 02:35:03下载
    积分:1
  • 696518资源总数
  • 104582会员总数
  • 48今日下载