-
uc1701x_SPI
UC1701串行编程例子,是一个很好的控制LCD模块的C语言串行编程(UC1701 serial program)
- 2013-05-31 19:22:19下载
- 积分:1
-
vga
Link the VGA adapter located in the altera DE2board to a monitor
- 2016-08-05 20:13:20下载
- 积分:1
-
f_adder
该工程描述的是一位全加器,可以用此作为基础,搭建多位全加器(The project description is a full adder can use this as a basis to build a number of full adder)
- 2013-04-21 10:30:16下载
- 积分:1
-
高清电子书-Verilog HDL数字系统设计教程4本合集
说明: 高清电子书4本合集-Verilog HDL数字系统设计教程4本合集(Digital circuit design Verilog HDL digital system design)
- 2021-02-03 16:05:58下载
- 积分:1
-
fir-filter
11阶fir数字滤波器的verilog程序设计,线性相位,系数量化处理(11 order of fir digital filter verilog programming, linear phase, the coefficient quantization)
- 2012-03-05 10:33:03下载
- 积分:1
-
SPI_tx_ATtiny2313
ya 3an zok omkom 9a7ba
- 2014-08-12 02:41:54下载
- 积分:1
-
PSK
实现psk调制解调,vhdl代码,仿真文件也有(psk shixian tiaozhiyujietiao)
- 2013-04-10 14:24:53下载
- 积分:1
-
Get-20-point
this program get 20 point from user and draw functions.
- 2014-01-09 03:25:06下载
- 积分:1
-
tsobbellh
这是我本人自己开发的可用于256*256大小的图像进行sobel边缘检测的vhd文件,可在QuartusII或MaxplisII下综合与与仿真,并在FPGA上测试过。能进行修改支持其他大小图像的sobeel边缘检测,同时还能实现其它的图像模块化处理算法,例如高斯滤波,平滑等。
(This is my own development vhd file, can be used for 256* 256 size image sobel edge detection under QuartusII or MaxplisII synthesis and with simulation, and tested on FPGA. Can be modified to support other sobeel size image edge detection, while still achieving other image the modular processing algorithms, such as Gaussian filtering and smoothing.)
- 2012-08-23 22:17:19下载
- 积分:1
-
DDS
说明: 使用Verilog,以Quartus II 为平台,编写了一个DDS信号发生器程序。(Using Verilog and Quartus II as the platform, realizing the DDS signal generator program .)
- 2020-11-26 17:12:26下载
- 积分:1