登录
首页 » VHDL » Quartus flv configuration and commissioning of the

Quartus flv configuration and commissioning of the

于 2023-08-05 发布 文件大小:2.48 MB
0 41
下载积分: 2 下载次数: 1

代码说明:

QUARTUS 的配置及调试 flv的 -Quartus flv configuration and commissioning of the

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FPGA
    Verilog 我认为写的非常好的细节书(Verilog In my opinion written details of the book)
    2012-10-03 10:10:46下载
    积分:1
  • 实光电码盘的输出数据的四倍频,使码盘输出精度提高四倍。...
    实光电码盘的输出数据的四倍频,使码盘输出精度提高四倍。-real photoelectric encoder output data of the four frequency, accuracy encoder output increased by four times.
    2022-01-23 10:41:40下载
    积分:1
  • vga
    说明:  实现在屏幕上显示绿色和红色相间的水平条纹。其中,vga_640x480模块将产生行同步信号hsyn和场同步信号 vsync; vga_stripes模块将产生red、green和blue三个输出。(The horizontal stripes of green and red are displayed on the screen. Among them, vga_640x480 module will produce line synchronization signal Hsyn and field synchronization signal vsync; vga_stripes module will produce red, green and blue three outputs.)
    2020-06-24 02:00:02下载
    积分:1
  • VHDL language used to achieve a display hours, minutes and seconds of the clock:...
    用VHDL语言实现一个能显示时、分、秒的时钟:可分别进行时和分的手动校正;12小时、24小时计时制可选,12小时制时有上下午指示;当计时到预定时间(此时间可手动设置)时,扬声器发出闹铃信号,闹铃时间为10秒,可提前终止闹铃。-VHDL language used to achieve a display hours, minutes and seconds of the clock: when can be manually corrected and points 12 hours, optional 24-hour time system, 12-hour on the afternoon of instructions from time to time when the time to the scheduled time (This time can be manually set), the speaker sent alarm signals, alarm time was 10 seconds, the alarm can be terminated prematurely.
    2022-04-27 22:51:31下载
    积分:1
  • DDS now to the use of more extensive relative bandwidth, frequency conversion ti...
    DDS在现在运用月来越广泛,在相对带宽、频率转换时间、相位连续性、正交输出、高分辨力以及集成化等方面都远远超过了传统频率合成技术所能达到的水平,为系统提供了优于模拟信号源的性能。利用DDS技术可以很方便地实现多种信号。在FPGA上实现的DDS-DDS now to the use of more extensive relative bandwidth, frequency conversion time, phase continuity, quadrature output, high-resolution and integration, and other aspects far more than the traditional frequency synthesizer technology can achieve the level To provide a superior analog signal source performance. DDS technology can be used very easily to a variety of signal. FPGA Implementation of DDS
    2022-02-12 02:47:38下载
    积分:1
  • 基于fpga和xinlinx ise 的7段码led显示程序,希望对你有所帮助
    基于fpga和xinlinx ise 的7段码led显示程序,希望对你有所帮助-and ideally xinlinx 7 of the code led display program, and I hope to help you
    2022-02-03 23:57:12下载
    积分:1
  • vend
    自动售货机,根据所要的东西,自动收费,并进行找零(Vending machine, according to what you want to automatically charge and conduct Keep the change)
    2010-01-10 16:56:54下载
    积分:1
  • filter-design
    MBD-FPGA数字滤波器设计基本流程,基于DSP builder(MBD-FPGA basic process of digital filter design)
    2020-12-02 20:39:26下载
    积分:1
  • mc8051内核,VHDL程序,内有说明,超详细.
    mc8051内核,VHDL程序,内有说明,超详细.-mc8051 kernel, VHDL program, which has made it clear, super-detailed.
    2022-07-04 05:44:07下载
    积分:1
  • VESA Timing
    VESA CVT视频参数计算器,输入分辨率和刷新率即可得到需要参数。(VGA Timing Calculator)
    2020-12-23 14:29:07下载
    积分:1
  • 696518资源总数
  • 104297会员总数
  • 29今日下载