网站首页

8位大小比较器的VHDL源代码，Magnitude Comparator VHDL description of a 4...

于 2023-07-28 发布文件大小:1.19 kB

 0  85

下载积分: 2 下载次数: 1

我要下载

代码说明：

8位大小比较器的VHDL源代码，Magnitude Comparator VHDL description of a 4-bit magnitude comparator with expansion inputs-eight compared with the size of the VHDL source code, Magnitude Comparator VHDL description of a 4-bit magnitude comparator inputs with expansion

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

Mult_Frequency
Based on the verilog such as frequency meter accuracy, except for measuring frequency can also measure pulse width of empty measure than 32 counts of data through the simulation SPI serial output to SCM processing and display

2011-07-27 10:26:29下载

积分：1
印制线路板设计经验点滴
印制线路板设计经验点滴-Printed Circuit Board Design Experience

2022-04-09 19:37:37下载

积分：1
teal_user
user guide for teal and truss for system verilog

2010-04-09 04:40:28下载

积分：1
tr_wave
FPGA编写的三角波发生器，可以产生100HZ～500KHZ以上的三角波，波形稳定(FPGA prepared triangular wave generator, can produce more than 100HZ ~ 500KHZ triangle wave, waveform stability)

2007-08-25 03:15:38下载

积分：1
EX7_BINARY2GRAY
本模块是实现格雷码和二进制码的转换，并给出仿真测试文件(This module is to achieve the conversion of Gray code and binary code, and give the simulation test file)

2015-04-14 16:48:38下载

积分：1
Quartus II TimeQuest时序分析器说明书
说明： Quartus II TimeQuest 时序分析器说明书；这本手册包含一组设计场景、约束指南以及相关建议。您应该熟悉 TimeQuest Timing Analyzer 和 Synopsys Design Constraint(SDC) 的基础知识，以便正确地使用这些指南。(Quartus II timequest timing analyzer manual; this manual contains a set of design scenarios, constraint guidelines, and related recommendations. You should be familiar with the basics of timequest timing analyzer and Synopsys design constraint (SDC) to use these guidelines correctly.)

2020-08-07 17:48:31下载

积分：1
Verilog 编写的ISP1362的控制器IP核，altera公司DE2系统中的源程序
Verilog 编写的ISP1362的控制器IP核，altera公司DE2系统中的源程序-Verilog prepared ISP1362 controller IP core, altera company source DE2 System

2022-07-27 16:33:17下载

积分：1
verilog prescaler for the realization of the odd
verilog实现的奇数分频器针对任何规模的奇数分频-verilog prescaler for the realization of the odd-numbered odd-numbered points of any size-frequency

2022-08-08 15:56:02下载

积分：1
32FIRVHDL
基于FPGA的32阶FIR数字滤波器设计源程序。设计使用了并行乘法器，运行速度更快，占用内存更小，延迟更小。 (32 order FIR digital filter based on FPGA design source program. Design USES parallel multiplier, faster and less memory, less delay.)

2014-05-12 21:11:19下载

积分：1
cn1
在MATLAB的SIMULINK中，用DSPBUILDER实现计数功能，控制LED指示灯.(In MATLAB SIMULINK, DSPBUILDER is used to realize counting function and control LED indicator lamp.)

2018-08-16 15:35:47下载

积分：1

696518资源总数
104655会员总数
54今日下载

8位大小比较器的VHDL源代码，Magnitude Comparator VHDL description of a 4...

0 个回复

热门标签

热门下载