网站首页

blif2vhdl格式转换工具

于 2023-06-13 发布文件大小:49.86 kB

 0  70

下载积分: 2 下载次数: 1

我要下载

代码说明：

A BLIF to VHDL converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source code (C++) included).

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

shouhuoji.vhd
自动售货机程序(Vending machine procedures)

2008-04-05 22:08:58下载

积分：1
sp6ex5
xilinx SP6系列的3-8译码器实现(Implementation of Xilinx SP6 Series 3-8 Decoder)

2020-06-22 21:40:01下载

积分：1
SoC sample Code using Altera Xcaliber, good usefull SoC.
SoC sample Code using Altera Xcaliber, good usefull SoC.

2022-02-04 17:46:18下载

积分：1
fpga
Once the FPGA is located, the rest of the mapping data for the other components can be determined dynamically its section mapping registers.

2015-11-05 20:55:50下载

积分：1
LED_Test
Led灯控制实验用例目录文件结构： led_test ├─ main.c C语言主源文件 └─ led.c Led灯控制函数源文件(Led lamp control experiment directory file structure use case: led_test ├ ─ main.c C language source file owners └ ─ led.c Led lamp control function source file)

2009-06-24 23:46:16下载

积分：1
rs_encoder
RS编码器的fpga实现，有TESTBench(RS encoder to achieve the fpga, and TESTBench)

2009-06-24 11:37:04下载

积分：1
asynchronous-clock-boundary
一个关于跨越异步时钟边界传输数据的解决方案(The solution of transfering data across asynchronous clock boundary.)

2011-12-21 14:30:54下载

积分：1
str
these are verilg prgms

2012-12-05 18:12:51下载

积分：1
verilog spi file with testbench
verilog spi file with testbench

2022-06-11 23:50:30下载

积分：1
ALU
包含一个ALU，实现斐波那契数列的计算。1.接受两个6位二进制输入。2.通过手动输入的时钟驱动每个周期进行一次计算。3.结果输出到led灯（使用NEXYS4开发板）(Including an ALU to realize the calculation of Fibonacci sequence. 1. Accept two 6-bit binary inputs. 2. Each cycle is driven by a clock input manually. 3. Output to LED lamp (using NEXYS4 development board))

2019-04-11 14:14:50下载

积分：1

696518资源总数
104292会员总数
28今日下载

blif2vhdl格式转换工具

0 个回复

热门标签

热门下载