-
SHUMAGUAN
FPGA 点亮数码管的灯，本例程支持6位数码管，因为我的FPGA开发板是这样子的(The lamp of digital tube illuminated by FPGA)
- 2020-06-18 10:20:02下载
- 积分：1
-
verilog-code-style-specification
企业用verilog代码风格规范 本规范规定了IC设计项目开发过程中VerilogHDL源代码的编写总则、要求及模板文件。(Enterprises with verilog code style guide for the preparation of this specification General IC design project development process VerilogHDL source code, requirements and template files.)
- 2015-05-31 16:06:37下载
- 积分：1
-
dds_vhdl
DDS的VHDL程序，相当好，值得下载，共享才是王道(DDS, VHDL program is quite good, worth downloading, sharing is king)
- 2012-06-03 22:52:55下载
- 积分：1
-
SR_DDS
DDS信号源设计，有正弦波，方波，三角波，AM波，FM波，还有PSK,FSK,16QAM等多种信号产生。(DDS signal source design, there are sine, square wave, triangle wave, AM wave, FM wave, as well as PSK, FSK, 16QAM and other signal generation.)
- 2016-03-20 22:04:51下载
- 积分：1
-
FPGA
说明： 基于FPGA的数字式相位测量仪的设计与制作(FPGA-Based Digital Phase Meter Design and Production)
- 2010-04-16 19:40:41下载
- 积分：1
-
modelsim tutorial to learn only
modelsim教程仅供学习-modelsim tutorial to learn only
- 2022-12-19 07:25:03下载
- 积分：1
-
cpld 控制 8
cpld 控制 8-32M sdram 控制器 maxII epm570实现。
pdf 的说明文件-CPLD control 8-32M sdram controller maxII epm570 realize. pdf documentation
- 2022-01-26 06:46:28下载
- 积分：1
-
MultHalfBand
基于Matlab的FPGA数字半带滤波器设计(Matlab-based FPGA digital half-band filter design)
- 2013-01-30 16:08:00下载
- 积分：1
-
ahb2wishbone_latest.tar
AHB to Wishbone memory interface VHDL source code
- 2013-01-11 11:17:03下载
- 积分：1
-
verilog_ad0809 cpld control
verilog_ad0809 cpld control
- 2022-03-17 13:00:05下载
- 积分：1
