-
一种文件系统的结构，基本操作函数接口
很有用的哦.
一种文件系统的结构，基本操作函数接口
很有用的哦.-A file system structure, the basic operation function interface useful Oh.
- 2022-02-11 21:28:14下载
- 积分：1
-
painted himself as the isolation of 244 JTAGFORAVR
自己画的经244隔离的JTAGFORAVR-painted himself as the isolation of 244 JTAGFORAVR
- 2022-08-17 06:06:29下载
- 积分：1
-
就是个译码器，用cpld实现的译码器是verilog写的
就是个译码器，用cpld实现的译码器是verilog写的-Is a decoder, using CPLD realize the decoder is written in Verilog
- 2022-09-22 00:20:03下载
- 积分：1
-
网络处理器例子程序5
网络处理器例子程序5--Example 5 for network programming.
- 2023-07-05 22:10:03下载
- 积分：1
-
dm6446dsp端的gel文件
dm6446dsp端的gel文件-gel for dm6446dsp
- 2022-03-22 11:38:45下载
- 积分：1
-
Dragonball相机驱动
Dragonball相机驱动-Dragonball camera drive
- 2023-07-18 08:05:04下载
- 积分：1
-
QP量子编程
UML描述HSM的基本框架，熟悉QP量子框架，以及QEP的编程架构，给出了HSM状态机的基本C++描述，可以方便嵌入到自己的工程中，只需要设计好UML，添加HSM的实例即可完成较复杂的控制转换。需加上相应的头文件。
- 2022-01-23 10:53:24下载
- 积分：1
-
VERILOG串口接收程序
资源描述采用Verilog编程语言，编写了串口接收模块程序。经验证完全可以使用
- 2022-07-22 06:28:09下载
- 积分：1
-
DE2 练习源码2-2
FPGA DE2开发板 实验2第一部分VHDL硬件语言练习源码
Part II
You are to design a circuit that converts a four-bit binary number V = v3v2v1v0 into its two-digit decimal equivalent
D = d1d0. Table 1 shows the required output values. A partial design of this circuit is given in Figure 1. It
includes a comparator that checks when the value of V is greater than 9, and uses the output of this comparator
in the control of the 7-segment displays. You are to complete the design of this circuit by creating a VHDL entity
which includes the comparator, multiplexers, and circuit A (d
- 2022-05-07 21:56:50下载
- 积分：1
-
wince上Nand Flash的源代码，希望对大家有帮助。
wince上Nand Flash的源代码，希望对大家有帮助。-wince on Nand Flash source code, in the hope that everyone has to help.
- 2022-03-01 20:27:40下载
- 积分：1
