-
rom_fft
采用xilinx的ROMIP核产生类似正弦信号,经过FFt后可以观察结果(Using the xilinx ROMIP nuclear generating similar sinusoidal signal can be observed through the results after FFt)
- 2013-09-14 20:59:03下载
- 积分:1
-
xilinx CTC IPcore(encoder 和 decoder)的测试,经过AWGN信道。
xilinx CTC IPcore(encoder 和 decoder)的测试,经过AWGN信道。 -This simulation uses a AWGN module to include noise as part of the simulation. Prior to
running the simulation, the UniSim models for the encoder and decoder must be generated as
well as the AWGN module.
- 2022-02-03 00:45:18下载
- 积分:1
-
FPGA控制AD7321的模块
FPGA控制AD7321的模块,是本人亲自试验过的。有Verilog源码,和简单文档(Fpga control module of ad 7321, is I personally tested. Verilog source code, and simple documentation)
- 2018-01-31 20:04:27下载
- 积分:1
-
waveform-generator-o-VHDL-program
实现4种常见波形正弦、三角、锯齿、方波(A、B)的频率、幅度可控输出(方波
--A的占空比也是可控的),可以存储任意波形特征数据并能重现该波形,还可完成
--各种波形的线形叠加输出。
(Achieve the four kinds of common sine wave, triangle, sawtooth, square wave (A, B) the frequency and amplitude controlled output (square wave- A duty cycle is controlled), can store arbitrary waveform feature data and can to reproduce the waveform, it can perform- all kinds of linear superposition of the output waveform.)
- 2009-10-08 09:56:59下载
- 积分:1
-
vga显示代码,里面有ise工程文件,是直接调过去的,大家下载下来吧...
vga显示代码,里面有ise工程文件,是直接调过去的,大家下载下来吧-vga display code, which has ise project file is transferred directly past, everyone download it
- 2022-11-14 00:10:04下载
- 积分:1
-
complex_timing_by_Primetime
用PrimeTime的技巧,解决复杂时钟问题。(The world of telecommunications chips is full of messy clocking situations. This paper will cover the tricks and tehniques that author Paul Zimmer has developed to avoid the need to pour over reams of timing reports looking for problems. Best paper winner at SNUG San Jose 2001!)
- 2012-08-05 19:07:47下载
- 积分:1
-
Verilog-learning-experience
初学学习verilog的经验,可以帮助新手以正确的思维方式,学习方法学习。(Verilog learning experience)
- 2013-09-30 09:51:04下载
- 积分:1
-
FPGAPPCI9054
FPGA连接PCI9504的电路图。以及PCB文件(FPGA connected to the circuit diagram of the PCI9504. And PCB files)
- 2012-10-22 15:29:00下载
- 积分:1
-
下午5点的代码及说明,verilog代码,几乎所有的IC面试都会问…
5分代码及说明,verilog代码,几乎所有的IC面试都会问到这个问题,所以总结了一下发了上来,共同学习!-5 pm code and explanations verilog code Almost all the interviews will IC asked this question, summed up in the ranks about fat, learn together!
- 2022-02-21 11:34:44下载
- 积分:1
-
lab6
说明: 使用vivado和Xilinx开发板实现VGA图像显示,开发板为Xilinx Artix-7(Using vivado and Xilinx development board to realize VGA image display, the development board is Xilinx artix-7)
- 2020-12-08 13:10:53下载
- 积分:1