登录
首页 » VHDL » FPGA的SRAM存储器的控制程序,包括时序测试

FPGA的SRAM存储器的控制程序,包括时序测试

于 2023-03-19 发布 文件大小:651.20 kB
0 150
下载积分: 2 下载次数: 2

代码说明:

FPGA的SRAM存储器的控制程序,包括时序测试-FPGA

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Based on the VHDL language for selecting the three sequences, you can have a cyc...
    基于VHDL语言的3级序列的产生,可以循环产生周期为7的m序列 -Based on the VHDL language for selecting the three sequences, you can have a cycle for cycle 7 m sequence
    2023-08-16 17:00:04下载
    积分:1
  • verilog实现的“六进制约翰逊计数器”。
    verilog实现的“六进制约翰逊计数器”。-verilog implementation of the " six hexadecimal Johnson counters."
    2022-05-10 11:02:11下载
    积分:1
  • Verilog
    说明:  Verilog简易教程,或者说是讲义,清晰易懂,适合初学者入门使用(Layman' s Guide to Verilog, or a lecture, legible entry to use for beginners)
    2010-04-08 16:51:54下载
    积分:1
  • sphere-decoding-modulation-by-QAM
    16QAM,64QAM,256QAM调制下的球形译码(16QAM, 64QAM, 256QAM modulation sphere decoding)
    2021-03-31 18:29:09下载
    积分:1
  • 8255参考设计VHDL源代码
    8255参考设计VHDL源代码-The sound code of 8255 reference design based on VHDL
    2022-05-31 03:46:31下载
    积分:1
  • matlab-gmsk
    基于matlab和vhdl的通信原理gmsk调制算法,主要包括GMSK相位路径的计算,GMSK眼图的仿真以验证相位计算的正确性,正余弦表的量化及bin文件的生成,以及用VHDL硬件语言所描述的基于EPM7128的地址逻辑.(Matlab and vhdl based on the principle gmsk Modulation of communication, including GMSK phase path calculation, GMSK eye diagrams of the simulation to verify the correctness of the phase calculation, is the cosine table generating quantitative and bin files, and using VHDL hardware description language logic based on the address of EPM7128.)
    2020-12-19 10:39:10下载
    积分:1
  • VerilogHDL课件,老师现在正拿这个上课
    VerilogHDL课件,老师现在正拿这个上课-VerilogHDL courseware, teachers are now using this class
    2022-05-25 16:25:07下载
    积分:1
  • ad9288
    使用FPGA控制AD9288,方便移植,可以拿来直接使用,适合新手学习(Use FPGA control AD9288, easy migration, can be used to directly use for novices to learn)
    2021-04-21 08:58:49下载
    积分:1
  • USB_devide
    利用最新的嵌入式开发工具EDK,在FPGA 中完成对PDIUSBD12 的硬件定制和固件编程,从而在FPGA 中实现U S B 控制器, 并最终完成U S B 的枚举过程、驱动程序的开发和简单的应用。(Using the latest embedded development tools, EDK, in the FPGA completes its PDIUSBD12 custom hardware and firmware programming, in order to realize USB controller in the FPGA, and ultimately complete the USB enumeration process of driver development and simple应用.)
    2007-10-04 16:27:44下载
    积分:1
  • PID
    用Verilog HDL编写的PID程序代码,成功调试,运行良好。(The source code of PID in Verilog HDL.Simulation was successful.)
    2012-03-09 11:18:17下载
    积分:1
  • 696518资源总数
  • 106182会员总数
  • 24今日下载