登录
首页 » VHDL » 不错的介绍verilog的电子文档,对于入门级的新手有不错的参考价值...

不错的介绍verilog的电子文档,对于入门级的新手有不错的参考价值...

于 2023-03-11 发布 文件大小:2.79 MB
0 33
下载积分: 2 下载次数: 1

代码说明:

不错的介绍verilog的电子文档,对于入门级的新手有不错的参考价值-A good introduction to verilog electronic documents, for the novice there is a good entry-level reference value

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • MAX+plus II编译的模30加法计数器,简单的与非门组成!
    MAX+plus II编译的模30加法计数器,简单的与非门组成!-MAX+ Plus II compiler module adder 30 counters, a simple composition with the non-door!
    2022-04-18 02:27:03下载
    积分:1
  • ConvolutionWithViterbiDecoding
    QPSK调制下的(5,7)卷积码的编码和维特比译码与BPSK调制下(5,7)卷积码的编码和维特比译码的BER特性(QPSK modulation under (5,7) convolutional code encoding and Viterbi decoding and BPSK modulation (5,7) convolutional code encoding and Viterbi BER characteristic)
    2020-12-12 20:09:15下载
    积分:1
  • DCT_IDCT
    H264/AVS中的离散余弦变换DCT以及反离散余弦变换IDCT的Verilog代码(H264/AVS the discrete cosine transform and inverse discrete cosine transform DCT IDCT of Verilog code)
    2011-06-11 07:08:30下载
    积分:1
  • LM
    说明:  用于生成adams或recurdyn所需的路面不平度,用于悬架或其他的仿真(Adams or recurdyn used to generate the required road roughness for suspension or other simulation)
    2013-10-15 17:38:48下载
    积分:1
  • mutiplier
    说明:  用VHDL语言仿真乘法器设计, 经过modelsim仿真, synplify综合,并下载进FPGA验证(Multiplier design using VHDL, simulation, after modelsim simulation, synplify synthesis, and downloaded into a FPGA verification)
    2009-08-28 13:28:04下载
    积分:1
  • callback
    This is code of UVM CALLBACK function.
    2020-06-24 15:40:02下载
    积分:1
  • gtwizard_254_127_ex_1113_3
    说明:  配置GTH ip的例子工程,选用7 series 芯片的GTH 113quad的四个通道,在程序中每个链路利用自己的恢复时钟进行数据解码,所以四个通道可以各自独立运行;成功工作在2.54Gb/s的链路状态,长时间(>24小时)的测试,误码率一直为0.(The GTH ip example project is configured with four channels of the GTH 113quad of the 7 series chip. Each link in the program uses its own recovery clock for data decoding, so the four channels can operate independently; the successful operation is at 2.54Gb/ The link state of s, long time (>24 hours) test, the bit error rate has been 0.)
    2019-06-17 21:33:56下载
    积分:1
  • DE2_70_TV
    de2 70 开发板的演示程序,verilog语言编写,视频输入输出(de2 70 development board demo program, verilog language written, video input and output)
    2013-04-09 19:29:51下载
    积分:1
  • FPGA_PSK
    说明:  可以实现2PSK的信号调制,已经过Modelsim波形仿真(It can realize 2PSK signal modulation and has been simulated by Modelsim waveform.)
    2019-05-09 16:29:17下载
    积分:1
  • LCD
    LCD Interface_Xilinx.CPLD源码参考设计(LCD Interface Xilinx CPLD)
    2009-05-03 10:34:47下载
    积分:1
  • 696518资源总数
  • 104298会员总数
  • 46今日下载