-
sdram-control-verilog
SDRAM控制器源码,内含完整的控制器verilog源代码和测试代码,超值哈。(This readme file for the SDR SDRAM Controller includes information that was not
incorporated into the SDR SDRAM Controller White Paper v1.1.)
- 2009-12-11 15:01:46下载
- 积分:1
-
xapp774
基于tus5000评估板的VHDL源代码,用于超声波检测,xinlinx提供的(Based on the VHDL source code tus5000 uation board, used in ultrasonic testing, xinlinx provide)
- 2021-02-07 11:39:55下载
- 积分:1
-
汉明码在调试和实现校正的原理、实现方法。
在汉明码调试中实现了纠错原理,达到更快的效果,更少的资源浪费
- 2022-03-01 01:18:26下载
- 积分:1
-
verilog黄金参考指南中文版
Verilog 黄金参考指南是 Verilog 硬件描述语言及其语法 语义 合并以及将它应用到硬件设计的一个简明的快速参考指南。(Verilog Golden Reference Guide is a concise and fast reference guide for Verilog Hardware Description Language and its syntax and semantics merging and its application to hardware design.)
- 2020-06-18 04:20:02下载
- 积分:1
-
fpga
Once the FPGA is located, the rest of the mapping data for the other components can be determined dynamically its section mapping registers.
- 2015-11-05 20:55:50下载
- 积分:1
-
DDC
说明: 数字下变频verilog实现,项目中常用模块(apply the digital down frequency in my project)
- 2020-12-08 11:29:20下载
- 积分:1
-
fpga
fpga的一些经验之谈,对初学者比较有用,都是些容易出错误的地方(FPGA some experiences, more useful for beginners, are more vulnerable to the wrong place)
- 2007-09-21 20:58:57下载
- 积分:1
-
数字密码锁
数字密码锁的vhdl实现,包括设置密码,修改密码,报警。
- 2022-08-09 06:17:11下载
- 积分:1
-
verilog中调用门级电路的实验程序,实现了门级舰模
verilog中调用门级电路的实验程序,实现了门级舰模-call Verilog gate-level circuit of the experimental procedures, to achieve a gate-level ship-mode
- 2022-10-03 09:10:04下载
- 积分:1
-
hang_us14
Synthetic Aperture Radar (SAR) imaging simulation target, Using wavelet denoising thought, LCMV optimization design array signal processing.
- 2020-08-25 20:58:14下载
- 积分:1