登录
首页 » VHDL » This is a verilog file which is used as a decoder

This is a verilog file which is used as a decoder

于 2023-02-17 发布 文件大小:97.94 kB
0 49
下载积分: 2 下载次数: 1

代码说明:

This a verilog file which is used as a decoder-This is a verilog file which is used as a decoder

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • labview-filter
    数字滤波器包含IIR数字滤波器和FIR数字滤波器。本设计的工作主要是Labview软件部分,包括信号生成模块、滤波模块、显示模块的设计(IIR digital filter comprises a digital filter and FIR digital filters. The design work is mainly Labview software parts, including signal generation module, filter module, display module design)
    2014-06-05 22:22:37下载
    积分:1
  • HDMI
    说明:  包括HDMI和DVI的源文件,以及相应打仿真文件(Including HDMI and DVI source files, as well as the corresponding simulation files)
    2020-08-26 20:58:26下载
    积分:1
  • design_pcie-based-on-FPGA
    the interface design of pcie based on FPGA
    2015-12-17 15:52:45下载
    积分:1
  • maichongceliang
    对于已获得的脉冲包络采样序列,需测量的脉冲特征参数主要有:脉冲幅值(PA)、脉冲到达时间(TOA)和脉冲宽度(PW)。实际测量中,脉冲波形的形状是各种各样的,但其主要的参数有脉冲幅度、脉冲宽度、脉冲周期、脉冲占空比、脉冲前沿(上升时间)、脉冲后沿(下降时间)、脉冲上冲、脉冲下冲、脉冲下垂、脉冲顶部不平度等,脉冲参数的计量主要就是对这些参数进行计量。本程序包实现基于FPGA实现脉冲宽度和重复周期的测量。(Who have access to the pulse envelope sample sequence, the pulse measurement to be the main characteristic parameters are: pulse amplitude (PA), pulse time of arrival (TOA) and pulse width (PW). The actual measurement, the pulse shape is a wide variety of shapes, but its main parameters of the pulse amplitude, pulse width, pulse period, pulse duty cycle, pulse leading edge (rise time), pulse along (down time), the red pulse, pulse undershoot, pulse droop, pulse irregularities, such as at the top, the measurement of pulse parameters is mainly the measurement of these parameters. The package FPGA-based pulse width and repetition to achieve the measurement cycle.)
    2009-07-08 14:32:08下载
    积分:1
  • alu
    说明:  VHDL实现的算术逻辑计算单元(ALU),包括modersim测试文件,即仿真结果。(VHDL implementation of the arithmetic logic calculation unit (ALU), including modersim test file, the simulation results.)
    2011-03-26 21:18:01下载
    积分:1
  • Viterberi 解码器
    Viterberi 解码器使用 vhdl 编程实现将被用于制作增强功能
    2023-03-06 21:00:04下载
    积分:1
  • UART
    说明:  使用FPGA的FIFO,状态机,乒乓操作等实现了异步UART。(The use of FPGA-FIFO, state machine, ping-pong operation to achieve the asynchronous UART.)
    2008-10-09 15:59:20下载
    积分:1
  • 基于FPGA的乐曲发生器电路设计 附含源代码(quartersii环境下运行)...
    基于FPGA的乐曲发生器电路设计 附含源代码(quartersii环境下运行)-FPGA-based circuit design of the music generator containing the source code is attached (quartersii environment to run)
    2022-02-16 04:27:54下载
    积分:1
  • keyscan
    用verilog语言写的简单的键盘扫描代码,适合初学者,用alter的软件编写的程序代码。(Using verilog language to write simple keyboard scan code, suitable for beginners, with alter software program written code.)
    2013-09-13 22:59:11下载
    积分:1
  • LTE
    说明:  本文档对LTE进行了详细的介绍,是一本LTE入门的好书(This document is a detailed introduction to LTE, is a good book to get started with LTE)
    2021-01-16 09:30:07下载
    积分:1
  • 696518资源总数
  • 104297会员总数
  • 29今日下载