-
sin_wave
在vivado开发环境下,调用ram IP,实现可调频的正弦波信号发生器。(vivado IP signal generator)
- 2020-09-21 23:27:52下载
- 积分:1
-
这个是专门用在ALtera第二代PLD MAXII上的16位微处理器IP核,文档齐全...
这个是专门用在ALtera第二代PLD MAXII上的16位微处理器IP核,文档齐全-this is the ALtera devoted second-generation PLD MAXII on the 16-bit microprocessor IP core, complete documentation
- 2022-02-21 05:05:05下载
- 积分:1
-
此示例是8051核加频率计的联合设计,带有8051IP核资料
此示例是8051核加频率计的联合设计,带有8051IP核资料-This example is the 8051 nuclear increase the frequency of joint design, with the nuclear information 8051IP
- 2022-06-14 22:57:42下载
- 积分:1
-
802-11-Frame_E_C
Frame Control field
Retry:
Set in case of retransmission frame
More fragments:
Set when frame is followed by other fragment
Power Management
bit set when station go Power Save mode (PS)
More Data:
When set means that AP have more buffered data for a
station in Power Save mode
- 2016-08-23 17:37:40下载
- 积分:1
-
SPI_test
说明: 用FPGA于32进行SPI单向通信,FPGA向32放松发送数据(One-way SPI communication is carried out in 32 with FPGA, and data is sent to 32 with ease by FPGA.)
- 2020-06-18 10:40:02下载
- 积分:1
-
基于VHDL开发的自动售货机系统,可实现自动售货过程中的基本功能,具有一定的代表性。...
基于VHDL开发的自动售货机系统,可实现自动售货过程中的基本功能,具有一定的代表性。-VHDL-based development of a vending machine system which can automatically process the basic functions of sales, with a certain representativeness.
- 2022-03-24 04:11:41下载
- 积分:1
-
以太网控制器Verilog源码(含有MAC,MII接口)
以太网控制器Verilog源码(含有MAC,MII接口)(Ethernet controller Verilog source code (including MAC, MII interface))
- 2017-08-18 10:32:27下载
- 积分:1
-
FPGA-基于fpga的PWM
一段很好地讲述PWM的VHDL硬件代码,可以在不同SOPC上运行实现
- 2022-01-30 19:23:51下载
- 积分:1
-
AD9914原理图和gerber以及BOM表
说明: DDS VHDL include everything of dds
AD9914
- 2019-06-03 09:40:52下载
- 积分:1
-
BFSK-BPSK-QPSK-DPSK
文件中包含BFSK、DPSK、BPSK、QPSK等等数字调制程序。(File contains the BFSK, DPSK, BPSK, QPSK, and so on digital modulation process.)
- 2013-03-20 16:28:11下载
- 积分:1