登录
首页 » VHDL » 这些是Verilog文件但我上传文本格式(记事本)

这些是Verilog文件但我上传文本格式(记事本)

于 2022-12-19 发布 文件大小:962.00 B
0 52
下载积分: 2 下载次数: 1

代码说明:

these are verilog files but i am uploading in text(notepad) format

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Verilog-HDL-tutorial
    verilog HDL经典的入门书籍,内容很详细,讲了许多实例,适合硬件描述语言初学者。(verilog HDL classic introductory book, the content is very detailed, spoke many instances, suitable hardware description language for beginners.)
    2013-10-08 20:21:51下载
    积分:1
  • gpmc_fpga
    实现arm与fpga之间通过gpmc总线通信(the device of fpga)
    2015-10-27 16:44:25下载
    积分:1
  • pipeline_booth_mult_16
    用流水线的方法实现16位乘法器,运算速度快,消耗时钟资源少(Pipeline method to realize 16-bit multiplier, which is fast in operation and consumes less clock resources)
    2020-09-29 18:17:44下载
    积分:1
  • source
    完成cmos摄像头对图像的捕捉,然后进行拼接通过USB进行传输。(complete picture capture)
    2020-11-11 18:19:45下载
    积分:1
  • 波形发生器,带TESTBENCH, 多平台
    波形发生器,带TESTBENCH, 多平台 -- the design makes use of the new shift operators available in the VHDL-93 std -- this design passes the Synplify synthesis check -- download from: www.fpga.com.cn & www.pld.com.cn -waveform generator, with TESTBENCH. Multi-platform-- the design makes use of the new shift opera tors available in the VHDL-93 std-- this design passes the Synplify synthesis check-- downloa d from : www.fpga.com.cn
    2023-05-18 16:15:03下载
    积分:1
  • 3P3_wimdow
    图像插值算法,窗口为3*3,用于图像的除去死点,以及提高清晰度或者使图像柔和(3*3 window)
    2012-02-28 15:36:02下载
    积分:1
  • 在Quartus环境中,采用VHDL语言编写的出租车计费系统,系统共分为分频、状态切换、记程、计费等模块,模仿现实中出租车计费。...
    在Quartus环境中,采用VHDL语言编写的出租车计费系统,系统共分为分频、状态切换、记程、计费等模块,模仿现实中出租车计费。-In the Quartus environment, the use of VHDL language taxi billing system, the system is divided into sub-frequency, state switching, recording process, billing and other modules, to imitate reality, taxi billing.
    2022-02-25 18:59:33下载
    积分:1
  • S05_example_Network
    vivado lwip 应用文档 基于zynq 7020(vivado lwip example text of zynq)
    2020-06-17 11:40:02下载
    积分:1
  • Mult_Frequency
    Based on the verilog such as frequency meter accuracy, except for measuring frequency can also measure pulse width of empty measure than 32 counts of data through the simulation SPI serial output to SCM processing and display
    2011-07-27 10:26:29下载
    积分:1
  • 带LDN的的同步的预置数端子,并且带CLR的异步清零端
    带LDN的的同步的预置数端子,并且带CLR的异步清零端-LDN synchronization with the preset number of terminals, and cleared with CLR Asynchronous client
    2022-02-22 00:30:35下载
    积分:1
  • 696518资源总数
  • 104298会员总数
  • 46今日下载