登录
首页 » VHDL » 用AHDL语言编写,MAXPULS开发.通信不受外部时钟速率和数据字节数目限制....

用AHDL语言编写,MAXPULS开发.通信不受外部时钟速率和数据字节数目限制....

于 2022-12-17 发布 文件大小:1.46 kB
0 167
下载积分: 2 下载次数: 1

代码说明:

用AHDL语言编写,MAXPULS开发.通信不受外部时钟速率和数据字节数目限制.-with AHDL prepared MAXPULS development. Communications from external clock rate and restriction on the number of data bytes.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • e2
    Any change to the value of Mresults in immediate and phase-continuous changes in the output frequency
    2014-02-23 02:42:47下载
    积分:1
  • BulkIn是FPGA向CY7C68013发送数据 BulkOut是FPGA从CY7C68013接收数据,可以用LED显示...
    BulkIn是FPGA向CY7C68013发送数据 BulkOut是FPGA从CY7C68013接收数据,可以用LED显示 -BulkIn is the FPGA to the CY7C68013 is BulkOut send data CY7C68013 receive data from the FPGA, you can use LED display
    2022-08-15 04:42:44下载
    积分:1
  • 斯巴达3 Digilent演示:演示驱动perphrials在斯巴达3板的…
    Spartan 3 Digilent Demo:This demo drives the perphrials on the Spartan 3 board. This drives a simple pattern to the VGA port, connects the switches to the LEDs, buttons to each anode of the seven segment decoder. The seven segment decoder has a simple counter running on it, and when SW0 is in the up position the seven segment decoder will display scan codes from the PS2 port. This demo how ever does not drive the RS-232 port or the memory. This is a simple design done entirely VHDL not microblaze.
    2023-08-14 05:45:04下载
    积分:1
  • traffic_light
    完成交通灯的所有功能,已经通过验证。希望大家多多指教。(Completion of all the features of traffic lights, have been authenticated. Hope the exhibitions.)
    2011-11-29 20:17:58下载
    积分:1
  • vgav2
    This verilog vga test circuit
    2012-08-09 08:10:09下载
    积分:1
  • cputimer
    基于 CPU 的精确计时器,时钟频率越高,计时越准(Based on the exact CPU timer, the higher clock frequency, the more time-quasi-)
    2009-04-25 10:36:11下载
    积分:1
  • vhdl 加法器 vhdl 加法器 vhdl 加法器
    vhdl 加法器 vhdl 加法器 vhdl 加法器-vhdl adder vhdl adder vhdl adder
    2022-09-01 23:25:03下载
    积分:1
  • tanchishe-QuartusII
    VGA显示FPGA实现的VHDL语言的贪吃蛇游戏设计 本设计分为6个模块主要是扫描模块 VGA现实和控制模块 游戏设计的模块 电源模块等 用QUARTUS2仿真运行(VGA display FPGA VHDL language to realize the Snake game design The design is divided into six modules mainly scanning module VGA module power module and control module reality game design, etc. Simulation run with QUARTUS2)
    2020-11-06 10:09:50下载
    积分:1
  • coe
    自动计算fir滤波器系数的工具,不妨一试(Automatic calculation of filter coefficients fir tools, try)
    2009-04-11 17:20:49下载
    积分:1
  • 8_BUS
    说明:  BUS documentation and map reffereces
    2020-06-25 19:40:02下载
    积分:1
  • 696518资源总数
  • 106222会员总数
  • 14今日下载