登录
首页 » VHDL » buffer_display是4X4KEYPAD的输出显示模块。可以显示6个连续的按键...

buffer_display是4X4KEYPAD的输出显示模块。可以显示6个连续的按键...

于 2022-12-12 发布 文件大小:161.38 kB
0 183
下载积分: 2 下载次数: 1

代码说明:

buffer_display是4X4KEYPAD的输出显示模块。可以显示6个连续的按键-buffer_display is 4X4KEYPAD output module. It showed six consecutive Press

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ymq.ppt.tar
    掌握二-十进制(BCD码)异步计数器的工作原理和设计方法; 掌握中规模集成二-五-十进制异步计数器74LS90的功能及其应用;(Master II- Decimal (BCD code) the principle and an asynchronous counter design grasp the scale of integration in two- five- Decimal asynchronous counter 74LS90 features and applications )
    2011-04-26 21:53:37下载
    积分:1
  • mux_16bit_sign
    16位有符号和无符号乘法器FPGA源代码(16-bit signed and unsigned multiplier FPGA source code)
    2016-05-09 21:48:03下载
    积分:1
  • 8位大小比较器
    说明:  8位大小比较器的VHDL源代码,Magnitude Comparator VHDL description of a 4-bit magnitude comparator with expansion inputs(eight compared with the size of the VHDL source code, Magnitude Comparator VHDL description of a 4-bit magnitude comparator inputs with expansion)
    2005-10-28 22:35:12下载
    积分:1
  • DecimationFilterDesignforDDCandImplementingItwithF
    本文介绍了在数字下变频(DDC) 中的抽取滤波器系统设计方法和具体实现方案。采用CIC 滤波器、HB 滤波器、FIR 滤波器三级级联的方式来降低采样率。通过实际验证,证明了设计的可行性(This article describes the digital down conversion (DDC) of the decimation filter system design methods and concrete realization of the program. Using CIC filter, HB filter, FIR filter cascade three-level approach to reduce the sampling rate. Through the actual authentication, to prove the feasibility of the design)
    2008-04-14 11:02:00下载
    积分:1
  • Verilog语言编写的电话计费系统,这只是源代码,需要在quartusII等软件下运用...
    Verilog语言编写的电话计费系统,这只是源代码,需要在quartusII等软件下运用-Verilog language telephone billing system, this is only the source code, the need to use software such as quartusII
    2023-01-23 23:25:03下载
    积分:1
  • pci9504
    Verilog 语言编写 PCI9054 控制器的接口电路,实现 PCI总线到本地 8 位总线的转接控制(The Verilog language writes the interface circuit of the PCI9054 controller to realize the transfer control of the PCI bus to the local 8 bit bus)
    2020-11-06 11:39:49下载
    积分:1
  • Analog-Digital-Wandler
    关于逻辑信号的转变等等的一个程序。还包括显示(Analog-Digital-Wandler)
    2009-11-07 20:20:28下载
    积分:1
  • 实验九 计算机核心(CPU+RAM)的设计与实现
    计算机组成原理的CPU实验,基于quartus平台(CPU experiment of computer organization principle, based on quartus platform)
    2018-06-09 11:13:43下载
    积分:1
  • Verilog LDPC码
    说明:  LDPC码的BP译码verliong程序(BP decoding veriong program of LDPC code)
    2020-03-03 18:14:12下载
    积分:1
  • SignalTap-II-instruction
    对于学习FPGA的同学来说仿真是必不可少的流程 但是仿真的方法signal tap是必须掌握的(For students learning FPGA simulation is an essential process but the simulation method tap signal is a must)
    2016-04-18 16:28:51下载
    积分:1
  • 696518资源总数
  • 106222会员总数
  • 14今日下载