登录
首页 » VHDL » buffer_display是4X4KEYPAD的输出显示模块。可以显示6个连续的按键...

buffer_display是4X4KEYPAD的输出显示模块。可以显示6个连续的按键...

于 2022-12-12 发布 文件大小:161.38 kB
0 78
下载积分: 2 下载次数: 1

代码说明:

buffer_display是4X4KEYPAD的输出显示模块。可以显示6个连续的按键-buffer_display is 4X4KEYPAD output module. It showed six consecutive Press

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 数字频率计VHDL程序
    数字频率计VHDL程序 --文件名:plj.vhd。 --功能:频率计。具有4位显示,能自动根据7位十进制计数的结果,自动选择有效数据的 --高4位进行动态显示。小数点表示是千位,即KHz。-Digital Cymometer VHDL procedures- File name: plj.vhd.- Function: frequency meter. With four shows that will automatically count seven decimal results, automatic selection of effective data- four for the high dynamic display. Decimal point that is 1000, or KHz.
    2022-05-21 22:31:32下载
    积分:1
  • TR0114 VHDL Language Reference
    TR0114 VHDL Language Reference
    2022-03-22 11:52:47下载
    积分:1
  • VHDL programming language introduced the basic grammar, and some programming exa...
    介绍了VHDL编程语言的基本语法,和一些编程实例-VHDL programming language introduced the basic grammar, and some programming examples
    2023-02-13 15:55:04下载
    积分:1
  • 基于Verilog代码简单
    simple code based on verilog shifter , cla ,clg , ALU ,PC, decoder , tb_top
    2022-02-26 06:52:19下载
    积分:1
  • complex_timing_by_Primetime
    用PrimeTime的技巧,解决复杂时钟问题。(The world of telecommunications chips is full of messy clocking situations. This paper will cover the tricks and tehniques that author Paul Zimmer has developed to avoid the need to pour over reams of timing reports looking for problems. Best paper winner at SNUG San Jose 2001!)
    2012-08-05 19:07:47下载
    积分:1
  • DE2_PS2_Example
    PS2 Module for Altera DE2
    2017-06-20 21:04:32下载
    积分:1
  • fft快速傅立叶变换源码
    fft快速傅立叶变换源码-the source of fast fft transform
    2022-06-14 17:04:07下载
    积分:1
  • procedures in the report, with QuartusII operations, the attention to word from...
    程序在报告中,要 用QuartusII运行,注意从word到运行环境中,可能有个别符号不兼容,重新在运行环境中输入那些符号就可以了-procedures in the report, with QuartusII operations, the attention to word from the operating environment, Some individual symbols are not compatible, the operating environment to re-enter those symbols on the
    2022-03-22 23:49:36下载
    积分:1
  • 5-15
    用verilog语言实现基于DDS技术的余弦信号发生器,其输出位宽为16比特(Verilog language cosine signal generator based on DDS technology, the output bit width is 16 bits)
    2013-04-18 22:58:05下载
    积分:1
  • beep 123456
    实现beep发出1234567的音乐声音-beep 123456
    2022-03-21 11:58:28下载
    积分:1
  • 696518资源总数
  • 104444会员总数
  • 15今日下载