登录
首页 » VHDL » DDS signal generator, can produce a variety of waveforms, are mysterious wave, t...

DDS signal generator, can produce a variety of waveforms, are mysterious wave, t...

于 2022-11-28 发布 文件大小:1.06 MB
0 63
下载积分: 2 下载次数: 1

代码说明:

DDS信号发生器,能产生多种波形,正玄波,三角波,方波,频率可调,相位可调-DDS signal generator, can produce a variety of waveforms, are mysterious wave, triangle wave, square wave, frequency tunable, phase adjustable

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 一个任意整数分频程序,采用VHDL语言编写,编译通过
    一个任意整数分频程序,采用VHDL语言编写,编译通过-An arbitrary integer frequency procedure for the VHDL language, the compiler through
    2022-02-03 15:22:59下载
    积分:1
  • Ldpc_DecodeV1
    block-LDPC 译码VHDL 源代码(block-LDPC decode VHDL source)
    2011-09-13 11:28:53下载
    积分:1
  • 实验12
    说明:  数字逻辑实验课第十二次作业,基于Verilog的Clock时钟(Clock based on Verilog)
    2021-03-11 15:03:46下载
    积分:1
  • DI-S-AND-V
    这个程序是为了区分SIGNAL和VARIABLE在不同情况下要怎样使用的例程,程序中使用了三种情况来说明问题(This program is designed to differentiate between routine SIGNAL VARIABLE in different situations and how you want to use, the program uses the three cases to illustrate the problem )
    2015-01-12 12:56:26下载
    积分:1
  • fpga
    Once the FPGA is located, the rest of the mapping data for the other components can be determined dynamically its section mapping registers.
    2015-11-05 20:55:50下载
    积分:1
  • VHDL
    带有异步清零、异步置位功能的边沿JK触发器(With asynchronous reset, asynchronous setting function of edge JK flip-flop)
    2020-06-30 03:00:02下载
    积分:1
  • sample_wave
    可以产生8比特的采样波形,非常不错的VHDL程序(Sampling can produce 8-bit waveform, very good VHDL program)
    2010-10-12 20:03:07下载
    积分:1
  • 波形发生器,带TESTBENCH, 多平台
    波形发生器,带TESTBENCH, 多平台 -- the design makes use of the new shift operators available in the VHDL-93 std -- this design passes the Synplify synthesis check -- download from: www.fpga.com.cn & www.pld.com.cn -waveform generator, with TESTBENCH. Multi-platform-- the design makes use of the new shift opera tors available in the VHDL-93 std-- this design passes the Synplify synthesis check-- downloa d from : www.fpga.com.cn
    2023-05-18 16:15:03下载
    积分:1
  • Flash-Memory-RAM
    周立功Fusion StartKit,fpga开发板的实验例程,Flash Memory初始化RAM实验(ZLG Fusion StartKit, fpga development board test routines Flash Memory Initialize RAM experiments)
    2013-03-07 20:36:48下载
    积分:1
  • Simple I2C controller
    Simple I2C controller -- 1) No multimaster -- 2) No slave mode -- 3) No fifo s -- -- notes: -- Every command is acknowledged. Do not set a new command before previous is acknowledged. -- Dout is available 1 clock cycle later as cmd_ack -Simple I2C controller-- 1) No multimaster-- 2) No slave mode-- 3) No fifo"s---- notes :-- Every command is acknowledged. Do not set a ne w command before previous is acknowledged.-- D is available out a clock cycle later as cmd_ack
    2023-03-08 10:05:03下载
    积分:1
  • 696518资源总数
  • 104305会员总数
  • 11今日下载