登录
首页 » Verilog » 匹配滤波器的verilog实现

匹配滤波器的verilog实现

于 2022-11-22 发布 文件大小:50.21 kB
0 131
下载积分: 2 下载次数: 1

代码说明:

运用quatusii工具基于verilog实现匹配滤波器

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • bayer2rgb
    bayer to rgb, module Bayer2RGB(          input       MainClk,     input       nRST,          input       iVsync,     input       iHref,     input[9:0]  iPixelData,  &nbs
    2022-08-17 06:48:57下载
    积分:1
  • fenpin
    这是一个二进制的最简单分频器,是一个简短的fpga代码,用verilog书写(This is the most simple of a binary frequency divider, the fpga is a short code, written in verilog)
    2013-11-17 15:01:30下载
    积分:1
  • RS232
    基于VHDL的RS232通讯程序,包含完整的源代码,锁脚文件以及下载文件,可直接下载使用(VHDL based on the RS232 communication procedures, including complete source code, locking pin, as well as download files documents can be directly downloaded using)
    2008-07-27 13:19:28下载
    积分:1
  • fpgaspi
    LabVIEW FPGA SPI implementation
    2013-04-30 00:03:18下载
    积分:1
  • PA3_E_FROM_AN
    actel flash rom使用 actel flash rom使用(actel flash rom actel flash rom)
    2013-05-07 14:42:44下载
    积分:1
  • vga_driver
    verilog语言设计的VGA驱动。在Quarus11.0下编译成功,并在Altera cyclone4开发板上测试OK(verilog language design VGA driver. In Quartus11.0 successfully compiled and Altera cyclone4 development board test OK)
    2016-05-25 17:19:18下载
    积分:1
  • ISE为开发环境,Verilog语言编写程序
    以ISE为开发环境,Verilog语言编写程序。功能:FPGA控制 LCD_1602动态显示秒表(In the development environment of ISE, Verilog language is used to write programs. Function: LCD_1602 dynamic display stopwatch controlled by FPGA)
    2020-06-20 00:00:02下载
    积分:1
  • RTC-DS1307-interfacing-with-PIC
    Real time Clock DS1307 interacing with PIC using I2C.
    2013-03-06 13:52:42下载
    积分:1
  • ads7809
    ADS7809是Burr-Brown公司推出的高精度AD采集芯片。它采用5V单电源供电,内含16位 逐次逼近寄存器,采样精度高,功耗小。 用Verilog实现其配置(ADS7809 is a Burr-Brown Introduces High Precision AD capture chip. It uses a single 5V supply, with 16-bit successive approximation register, sampling and high precision, low power consumption. To achieve its configuration with the Verilog)
    2021-04-05 17:09:03下载
    积分:1
  • 24_Timer
    说明:  使用Verilog编写的24位定时器,具有apb 总线接口,可以设置工作方式和计数初值。(The 24-bit timer written by Verilog has APB bus interface, which can set working mode and count initial value.)
    2021-04-27 21:38:44下载
    积分:1
  • 696518资源总数
  • 106235会员总数
  • 12今日下载