-
BITEK Assembler2 v0.08 User Manual (英文版) !
BITEK Assembler2 v0.08 User Manual (英文版) !-BITEK Assembler2 v0.08 User Manual (English version) !
- 2023-07-06 03:50:03下载
- 积分：1
-
2004年大学生数学建模A题的题目与数据源，很多网站上没数据源下载 ，所以...
2004年大学生数学建模A题的题目与数据源，很多网站上没数据源下载 ，所以-2004 Mathematical Contest in Modeling A title of the topic with the data source, many Web site did not download the data source, so
- 2023-06-16 06:00:04下载
- 积分：1
-
paper describes in detail the various levels of SIP module and functional design...
文中详细介绍了SIP各个层次模块的功能和设计，描述了重要的协议流程
和设计方法，重点阐述了关键技术的使用和实现中需要解决的问题，最后设计了网
络拓扑对协议栈进行了功能测试，测试结果表明该 SIP 协议栈的实现完全满足 VoIP
网关对信令建链功能的需求。
-paper describes in detail the various levels of SIP module and functional design, Description of the important agreements and design process, focuses on the key technology use and realization of the need to address the problem, final design of the network topology of the protocol stack for functional testing, Test results show that the SIP protocol stack to achieve fully meet the VoIP Signaling Gateway to build the demand chain functions.
- 2022-05-09 08:04:38下载
- 积分：1
-
1.模拟并发进程共享的临界资源m1、m2，它联系着两个信号量sem1、sem2. 2.模拟并发进程的运行现场：通用寄存器i,程序计数器addr. 3.模拟三个并...
1.模拟并发进程共享的临界资源m1、m2，它联系着两个信号量sem1、sem2. 2.模拟并发进程的运行现场：通用寄存器i,程序计数器addr. 3.模拟三个并发进程.-1. Simulation of the process of sharing with the critical resources m1 and m2, it is tied to the volume of two signals sem1, sem2. 2. Simulation of the process of running with the scene : Definitive register i, procedures counter addr. 3. Three concurrent simulation process.
- 2022-02-21 13:45:02下载
- 积分：1
-
Wavelets have been widely used in many sign al and image processing applications...
Wavelets have widely been used in many signal and image processing applications. In this paper, a new
serial-parallel architecture for wavelet-based image compression is introduced. It is based on a 4-tap wavelet
transform, which is realised using some FIFO memory modules implementing a pixel-level pipeline
architecture to compress and decompress images. The real filter calculation over 4 ・ 4 window blocks is
done using a tree of carry save adders to ensure the high speed processing required for many applications.
The details of implementing both compressor and decompressor sub-systems are given. The primarily analysis
reveals that the proposed architecture, implemented using current VLSI technologies, can process a
video stream in real time.-Wavelets have been widely used in many sign al and image processing applications. In this p aper. a new serial-parallel architecture for wavele t-based image compression is introduced. It is based on a 4-tap wavelet transform. whic
- 2022-01-25 17:21:14下载
- 积分：1
-
16位微处理器设计方案，计算机组成原理毕业设计
16位微处理器设计方案，计算机组成原理毕业设计-16-bit microprocessor design, computer design of the composition of the principle of graduation
- 2022-03-16 19:38:04下载
- 积分：1
-
1. Completed/min/sec display and correctly followed by counting, using six digit...
1. 完成时／分／秒的依次显示并正确计数，利用六位数码管显示；
2. 时／分／秒各段个位满10正确进位，秒／分能做到满60向前进位，有系统时间清零功能；
3. 定时器：实现整点报时，通过扬声器发出高低报时声音；
4. 时间设置，也就是手动调时功能：当认为时钟不准确时，可以分别对分／时钟进行调整；
5. 闹钟：实现分/时闹钟设置，在时钟到达设定时间时通过扬声器响铃。有静音模式。
-1. Completed/min/sec display and correctly followed by counting, using six digital tube display 2. When/min/sec in the paragraphs of the correct 10-bit binary full, s/sub can do to advance the age of 60-bit, systematic function of the time cleared 3. timers: realize the whole point of time, by the time the level of sound from loudspeakers 4. time settings, which is manually adjusted when the function: When the clock does not consider accurate, they can respectively sub/clock adjustments 5. alarm clock: the realization of sub-/ when the alarm clock settings, settings in the clock arrival time ringing through the loudspeakers. There are silent mode.
- 2023-02-10 00:20:03下载
- 积分：1
-
仿真雷达方程，分析了雷达方程参数之间的关系
仿真雷达方程，分析了雷达方程参数之间的关系-radar simulation equation analysis of the radar equation parameters of the relationship between
- 2022-03-12 22:39:06下载
- 积分：1
-
美国政府的联邦体系架构（FEA）的说明。美国政府规定所有联邦部门（federal级别)必须利用该架构描述与设计其电子政务系统。其中体现了从需求分析一直到系统技术...
美国政府的联邦体系架构（FEA）的说明。美国政府规定所有联邦部门（federal级别)必须利用该架构描述与设计其电子政务系统。其中体现了从需求分析一直到系统技术实现的整体建模思想，提出了业务线、业务矩阵等电子政务系统分析和设计方法-the United States government of the Federal Architecture (FEA) of the note. The United States government requires all federal agencies (federal level) must be described using the structure and design of its e-government system. Reflecting the demand analysis system technology has been to achieve the overall modeling, a business line, operational matrix of e-government systems analysis and design methods
- 2022-05-16 11:57:46下载
- 积分：1
-
ADI公司基于其公司的ADC,DAC及DDC,DUC提出的基站结构设计方案。
ADI公司基于其公司的ADC,DAC及DDC,DUC提出的基站结构设计方案。-ADI based company ADC, DAC and DDC. DUC structure of the base station design.
- 2022-06-20 04:28:02下载
- 积分：1
