登录
首页 » VHDL » 8051 verilog achieve, enclosing testbench, c language debugging procedures

8051 verilog achieve, enclosing testbench, c language debugging procedures

于 2022-10-21 发布 文件大小:1.17 MB
0 74
下载积分: 2 下载次数: 1

代码说明:

8051的verilog实现,内附testbench,c语言调试程序-8051 verilog achieve, enclosing testbench, c language debugging procedures

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 带自适应波特率发生器UART实现,经过FPGA验证的!
    带自适应波特率发生器UART实现,经过FPGA验证的!-UART baud rate generator with adaptive realization, after FPGA validation!
    2023-01-21 06:20:04下载
    积分:1
  • DDS
    基于FPGA器件的DDS设计实现中的一个核心部分就是波形存储表的设计。首先采用LPM_ROM和 VHDL选择语句这两种方法进行波形存储表的设计和比较分析 然后考虑到硬件资源的有限性及DDS的精度要 求,对这两种方法的程序进行了优化 最后对这两种方法设计的程序进行仿真和硬件调试。结果表明:采用这两种 方法都能有效地实现DDS中波形存储表的设计。 (DDS-based FPGA devices designed to achieve one of the core of the waveform is stored in table design. First of all, choose to adopt LPM_ROM and VHDL statements of these two methods for the design waveform storage tables and comparative analysis and then, taking into account the limited hardware resources and the accuracy of DDS, the two methods to optimize the process the last of these two methods of process design simulation and hardware debugging. The results showed that: the use of these two methods are all effective ways to achieve the DDS waveform stored in the table design.)
    2009-05-24 10:56:30下载
    积分:1
  • I write the digital phase
    本人写的数字锁相环,有模拟数据,学习锁相环很好的材料。参考书“数字锁相环路原理与应用”编写。-I write the digital phase-locked loop, have simulated data, a good phase-locked loop learning materials. Reference book
    2023-04-23 05:25:03下载
    积分:1
  • count16
    制作16位流水灯,实现LED模块对于拨杆0和1的识别(Making 16-bit pipeline lamp to realize the recognition of dial rod 0 and 1 by LED module)
    2020-06-24 01:20:02下载
    积分:1
  • pj2-NO.6
    基于FPGA的电子密码锁设计-已在开发板上成功运行,通过老师检验。(FPGA based electronic password lock design- has been successfully developed on the development board, through the teacher inspection.)
    2017-05-26 11:54:44下载
    积分:1
  • 交通管理与控制系统
    交通灯管理与控制系统-客户端与云网络连接并从远程位置控制的交通灯系统推导
    2022-11-15 23:50:03下载
    积分:1
  • 基于fpga的fskpsk信号产生器,可实现对1.2kHz和2.4kHz正弦波的采样...
    基于fpga的fskpsk信号产生器,可实现对1.2kHz和2.4kHz正弦波的采样-based on the fpga and fskpsk signal generator,can achieve sample to the 1.2kHz and 2.4kHz sin wave
    2023-08-25 08:15:03下载
    积分:1
  • GFP
    这是一个EOS项目中的GFP成帧结构,能够容错,可以配置字节域(This is an EOS project GFP Framing structure, be able to fault-tolerant, can be configured byte domain)
    2009-03-26 10:58:49下载
    积分:1
  • i2c_peri_demo_revC1
    说明:  I2C 从设备通讯应用示范程序,用于I2C设计验证(I2C slave communication application demo program, used to for I2C design verification )
    2010-03-18 01:24:52下载
    积分:1
  • fir48
    48阶FIR滤波器的verilog,包含测试文件(48-order FIR filter verilog, including test paper)
    2021-04-14 19:58:55下载
    积分:1
  • 696518资源总数
  • 104331会员总数
  • 24今日下载