登录
首页 » VHDL » 8051 verilog achieve, enclosing testbench, c language debugging procedures

8051 verilog achieve, enclosing testbench, c language debugging procedures

于 2022-10-21 发布 文件大小:1.17 MB
0 149
下载积分: 2 下载次数: 1

代码说明:

8051的verilog实现,内附testbench,c语言调试程序-8051 verilog achieve, enclosing testbench, c language debugging procedures

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • mun_base
    adfvff f fdfs f dvdsz dz vdzsvd hdfdgvaz
    2019-03-28 07:33:03下载
    积分:1
  • DE2_70_Control_Panel_v1.3.0
    DE2-70开发板中附带的控制面板,可以读取存储器中的数据,这个可以正常连接和读取,有好几版本的,有的不能用,而这个经过我亲自测试。(DE2-70 development board comes with a control panel, you can read the data in the memory, this can be properly connected and read, there are several versions, and some can not be used, and this after I personally tested.)
    2012-10-06 22:29:11下载
    积分:1
  • STM32F407FFT
    使用STM32官方提供的DSP库进行FFT,虽然在使用上有些不灵活(因为它是基4的FFT,所以FFT的点数必须是4^n),但其执行效率确实非常高效,看图1所示的FFT运算效率测试数据便可见一斑。该数据来自STM32 DSP库使用文档(. Using the official DSP library provided by STM32 for FFT is not flexible in use (because it is the FFT of base 4, so the number of FFT points must be 4 ^ n), but its execution efficiency is really very efficient, as can be seen from the test data of FFT operation efficiency shown in Figure 1. This data comes from STM32 DSP library usage document)
    2020-06-20 19:00:02下载
    积分:1
  • 用verilog写的基于cpld的出租车计费器的源码,需要的参考一下
    用verilog写的基于cpld的出租车计费器的源码,需要的参考一下-Use verilog to write a taxi based cpld billing device source code, need to refer to
    2022-06-11 23:05:49下载
    积分:1
  • Aluno
    Example of programming fifo in c
    2013-01-17 00:23:28下载
    积分:1
  • ALTERA NIOS处理器实验,编程环境是QUARTUS,在NIOS SHELL下编译实现功能。实验USB接口...
    ALTERA NIOS处理器实验,编程环境是QUARTUS,在NIOS SHELL下编译实现功能。实验USB接口-Altera NIOS processor experiments, programming environment is QUARTUS in NIOS SHELL compiler functionality. Experimental USB interface
    2022-05-25 15:09:52下载
    积分:1
  • 这是一个用vhdl硬件描述语言实现的乘法器而不是多路选择器
    这是一个用vhdl硬件描述语言实现的乘法器而不是多路选择器-this is an implimentation of an multiplier rather than multiplexer.
    2022-05-16 15:56:46下载
    积分:1
  • an example HDL
    an example HDL-Core with any basic gates.
    2022-12-05 05:05:03下载
    积分:1
  • CYUSB3.0
    USB3.0开发板资料,采用CYUSB3.0(USB3.0 development board, using CYUSB3.0)
    2014-02-18 08:19:00下载
    积分:1
  • 基于FPGA的VHDL可以产生不同的音调,象音乐一样
    基于FPGA的VHDL可以产生不同的音调,象音乐一样-based FPGA VHDL can produce different tones, like the same music
    2022-12-09 14:55:02下载
    积分:1
  • 696518资源总数
  • 106235会员总数
  • 12今日下载