网站首页

Based on VHDL+ FPGA design of the DDS signal gennerator has been through debug mode

于 2022-09-21 发布文件大小:546.61 kB

 0  54

下载积分: 2 下载次数: 1

我要下载

代码说明：

一个用VHDL设计的DDS信号发生器，包括两个pics的仿真结果。

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

I2C slave 代码，可以完成从机功能
I2C slave 代码，可以完成从机功能-about I2C slave code about I2C slave code

2022-01-31 01:08:10下载

积分：1
WB_I2C
Routine for I2C in VHDL

2009-03-21 03:32:58下载

积分：1
EPM570
非常好的EPM570(CPLD)学习程序源码,适合初学者,能让其快速入门(Very good EPM570 (CPLD) learning program source code, suitable for beginners, allowing its Quick Start)

2013-09-11 10:18:59下载

积分：1
multi8x8
节约资源型 8位*8位运算VHDL代码，采用串行运算，8 个时钟周期完成一次运算。QUARTUS下已验证(resource conservation-8* 8 Operational VHDL code, using serial computation. 8 clock cycles to complete an operation. QUARTUS has been under test)

2006-12-07 13:22:48下载

积分：1
VHDL design classic, it is also useful.
VHDL经典设计，值得参考。压缩包里面文件直接用记事本打开即可。-VHDL design classic, it is also useful.

2022-05-26 21:13:44下载

积分：1
zichengxu
一些非常有用的程序，均经过调试，让大家一块共享。(Some very useful procedure, have been testing, so that everyone shared one.)

2009-07-10 13:48:14下载

积分：1
数字时钟的VHDL语言描述，具有高精度，控制性能良好
数字时钟的VHDL语言描述，具有高精度，控制性能良好-Digital Clock description of the VHDL language, with high precision and good control performance

2022-03-23 07:25:11下载

积分：1
ModelSim_
FPGA编写环境，具有仿真容易，软件内存小的特点(FPGA authoring environment, with easy simulation software features small memory)

2013-07-24 19:20:57下载

积分：1
交通灯的ＶＥＲＩＬＯＧ实现，含详细中文注释．
交通灯的ＶＥＲＩＬＯＧ实现，含详细中文注释．-Verilog realize traffic lights, with detailed notes in Chinese.

2022-05-15 02:49:07下载

积分：1
XadcMicroblaze-master
用zynq实现片内的数模转换，基于最新的zynq平台(zynq xadc on FPGA arm)

2020-06-21 12:00:02下载

积分：1

696518资源总数
104297会员总数
29今日下载

Based on VHDL+ FPGA design of the DDS signal gennerator has been through debug mode

0 个回复

热门标签

热门下载