登录
首页 » VHDL » IIC主设备的代码实现(verilog),从设备模型

IIC主设备的代码实现(verilog),从设备模型

于 2022-09-07 发布 文件大小:683.45 kB
0 42
下载积分: 2 下载次数: 1

代码说明:

IIC主设备的代码实现(verilog),从设备模型-IIC main equipment of the code (verilog), from the device model

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 基于fpga的DDS程序 AD9767
    基于fpga的DDS程序 可输出正弦波 方波 三角波 锯齿波(DDS program based on FPGA can output sinusoidal square wave triangular wave sawtooth wave)
    2020-06-20 21:00:01下载
    积分:1
  • waveform_-generator
    简易信号波形发生器,可以产生四种波形,频率1k-20K步进可调。学习Verilog HDL的好例子。(imple signal waveform generator, can produce four waveform, frequency 1 k-20 k step can be adjusted. Learning Verilog good example of HDL. )
    2011-06-12 21:13:27下载
    积分:1
  • 8_1
    一个具有置位、复位、左移和右移功能的八位移位寄存器/“01011010”序列检测器。移位寄存器电路端口为:异步清零输入端口rst,输入时钟clk,置数判断输入端口load,移位类型判断输入端口m,数据输入端口data[7:0],输出端口q[7:0]。序列检测器电路端口为:异步清零输入端口rst,输入时钟clk,串行数据输入端口d,输出标志端口s。(A eight bit shift register / 01011010 sequence detector with set, reset, left shift, and right shift function. Shift register circuit port is: Asynchronous Clear input port rst, input clock CLK, set the number to determine the input port load, shift type to determine the input port m, data input port data[7:0], output port q[7:0]. The sequence detector circuit port is: Asynchronous Clear input port rst, input clock CLK, serial data input port D, output flag port s.)
    2020-12-17 08:29:12下载
    积分:1
  • 对于一个扫描程序的编写进行VHDL开发环境
    maxplus2为开发环境 vhdl编写的 扫描 程序-maxplus2 VHDL development environment for the preparation of a scanning program
    2022-03-14 13:51:23下载
    积分:1
  • MMC卡的VHDL源代码实现,经过大批量生产验证
    MMC卡的VHDL源代码实现,经过大批量生产验证-MMC card VHDL source code to achieve, through large-scale production test
    2022-05-18 09:55:11下载
    积分:1
  • 4x4 KEYPAD median counter input, input their own definition of the median
    4X4 KEYPAD 的输入位数计数器,可以自己定义输入的位数-4x4 KEYPAD median counter input, input their own definition of the median
    2022-01-27 22:09:15下载
    积分:1
  • spi_2
    说明:  DAC3283 寄存器初始化,SPI驱动(Dac3283 register initialization, SPI drive)
    2020-03-14 09:56:50下载
    积分:1
  • VHDL language H.264 realize the opencore, meaning that documents, information su...
    VHDL语言实现H.264的opencore,内涵说明文档、源码和文献等资料。 -VHDL language H.264 realize the opencore, meaning that documents, information such as source code and documentation.
    2022-01-24 18:33:09下载
    积分:1
  • SRAM_16Bit_512K
    说明:  VHDL语言写的SRAM控制程序,在开发板上验证过。(Written in VHDL SRAM control procedures, the development board verified.)
    2010-05-04 09:12:20下载
    积分:1
  • jiaotongdeng
    交通灯通过数码管显示,几种模式可调,还可以时间可设,适合初学者入门参考学习。(LED traffic lights can be set to several modes adjustable time beginners reference ~ ~ ~)
    2013-08-25 10:02:34下载
    积分:1
  • 696518资源总数
  • 104298会员总数
  • 46今日下载