登录
首页 » VHDL » IIC主设备的代码实现(verilog),从设备模型

IIC主设备的代码实现(verilog),从设备模型

于 2022-09-07 发布 文件大小:683.45 kB
0 71
下载积分: 2 下载次数: 1

代码说明:

IIC主设备的代码实现(verilog),从设备模型-IIC main equipment of the code (verilog), from the device model

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论


0 个回复

  • 乐曲演奏电路,可以播放歌曲在数码管上显示相同的时间…
    乐曲演奏电路,能演奏歌曲,同时在数码管上显示演奏的乐曲音符的数字。-Music concert circuit, can play songs at the same time in the digital tube displays the number of notes played music.
    2023-01-23 08:45:03下载
    积分:1
  • State machine used to achieve code lock
    用状态机实现密码锁State machine used to achieve code lock-State machine used to achieve code lock
    2022-10-12 19:25:03下载
    积分:1
  • 100_Power_Tips_for_FPGA_Designersi
    fpga高手设计实战真经100则,最新的FPGA英文书籍,值得参考学习(100 Power Tips for FPGA Designers,The new FPGA English books, worth learning)
    2013-12-06 19:40:43下载
    积分:1
  • traffic
    说明:  模拟交通灯 verilog CPLD EPM1270 源代码(Simulation of traffic lights verilog CPLDEPM1270 source code)
    2008-10-30 23:12:20下载
    积分:1
  • LaurentCPM
    Laurent程序,用于CPM信号的调制,接收和分解,译码,以及判断(Laurent procedures for CPM modulation of the signal, and decomposition receiving, decoding, and to determine)
    2013-08-16 01:32:40下载
    积分:1
  • ccd_tcp1209d-driver
    ccd驱动程序,刺程序是tcd1209的驱动程序,能够修改积分时间(ccd driver stabbed program is tcd1209 driver can modify the integration time)
    2021-02-23 09:49:40下载
    积分:1
  • h264_intp
    图形图像H264插值算法,应用于图像视频处理(H264 graphic image interpolation algorithm is applied to image video processing)
    2021-05-14 18:30:02下载
    积分:1
  • ug835-vivado-tcl-commands
    说明:  Vivado是Xilinx最新的FPGA设计工具,支持7系列以后的FPGA及Zynq 7000的开发。与之前的ISE设计套件相比,Vivado可以说是全新设计的。无论从界面、设置、算法,还是从对使用者思路的要求,都是全新的。看在Vivado上,Tcl已经成为唯一支持的脚本,此文件是vivado是tcl命令的集合。(Vivado is Xilinx's latest FPGA design tool that supports development of FPGAs and Zynq 7000s in the 7 series and beyond. Compared with the previous ISE design suite, Vivado can be said that the new design. No matter from the interface, settings, algorithms, or from the user ideas, are new. Look at Vivado, Tcl has become the only supported script, this file is vivado tcl command collection.)
    2020-10-26 22:50:00下载
    积分:1
  • 移位寄存器。verilog VHDL
    shift register. vhdl verilog
    2023-06-29 10:50:03下载
    积分:1
  • verilog code for counter four
    verilog code for counter four
    2022-01-26 05:32:56下载
    积分:1
  • 696518资源总数
  • 105117会员总数
  • 11今日下载