登录
首页 » VHDL » 数字频率计

数字频率计

于 2022-08-26 发布 文件大小:8.47 MB
0 36
下载积分: 2 下载次数: 1

代码说明:

该项目用来测量频率。它有三个范围,其中包括 0.01 赫兹 ~ 1 Hz,1 ~ 100 Hz 和 100 ~ 10000 Hz。这样的结果将是最好的程序能自动调节到最佳的范围内。这个项目是在 Altera 软件 8.1 上进行验证。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Digital-Electronic-Technology
    这本书介绍了数字应用的底层电路设计的理论及实验程序,非常有用,是一本很好的工具书。(This book describes the application of the underlying digital circuit design theory and experimental procedures, very useful, is a good tool.)
    2014-04-11 17:43:21下载
    积分:1
  • FPGA to do VGA communication details, I am looking for a long time before starti...
    FPGA做VGA通讯的详细资料,我找了很久才收集起的,很有用,可供初学者学习实用-FPGA to do VGA communication details, I am looking for a long time before starting the collection, very useful for beginners to learn practical
    2023-03-10 18:55:03下载
    积分:1
  • xilinx the frequency generator VHDL source code, spartan3 can run in the learnin...
    xilinx提供的频率发生器的VHDL源码,可以运行在spartan3的学习开发板上。-xilinx the frequency generator VHDL source code, spartan3 can run in the learning development board.
    2022-04-28 04:38:57下载
    积分:1
  • sdi_audio
    sdi音频嵌入及解嵌代码,代码使用Verilog HDL语言(SDI audio embedding and decoding code, the code using Verilog HDL language)
    2020-12-01 19:29:26下载
    积分:1
  • kouyu
    考研复试口语,适合计算机专业考研复试口语专业课(Traditional Interview spoken, spoken for Specialized Computer Traditional Interview)
    2011-04-26 16:05:11下载
    积分:1
  • regheap
    该模块实现一个寄存器堆的操作,其中前16个仅主机能写,规给为32-bit×32。后16个仅Micorblaze能写。读取没有限制。如果双方同时对同一地址进行读写操作,读回的数将是全1。(This module implement a register file of the operation, of which the first host 16 is only able to write rules to the 32-bit × 32. Micorblaze only 16 after the write. There is no limit to read. If the two sides at the same time to read and write operations to the same address, read back would have been a full one.)
    2009-12-10 15:39:59下载
    积分:1
  • this is the for a equiripple filter
    this the for a equiripple filter-this is the for a equiripple filter
    2022-04-17 20:07:48下载
    积分:1
  • Farrow
    matlab代码,利用Farrow结构设计分数延时滤波器,滤波器阶数和个数可分别进行设置,利用最大最小准则近似。(Matlab code, using Farrow structure design fractional delay filter, filter order and number can be set separately, using the maximum and minimum criterion approximation.)
    2021-03-28 22:29:11下载
    积分:1
  • The_Ten_Commands_of_Excellent_Design
    介绍了FPGA设计的十大准则,对初学者很有用,对于工作多年的同志,也会有整理总结的好处(Describes the FPGA design of the top ten criteria are useful for beginners, for many years comrades, there will be finishing the benefits of the summary)
    2009-09-26 16:44:29下载
    积分:1
  • add
    浮点加法器的用Verilog实现,32位的浮点加法器(Floating point adder Verilog)
    2021-02-28 12:49:35下载
    积分:1
  • 696518资源总数
  • 104305会员总数
  • 11今日下载