登录
首页 » Verilog » I2C 的ip核与testbench

I2C 的ip核与testbench

于 2022-07-20 发布 文件大小:558.68 kB
0 47
下载积分: 2 下载次数: 1

代码说明:

I2C 的ip核与testbench,用verilog写的,包括master,slave reg

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • AT070TN83
    at070tn83 800x480 tft lcd verilog 測試 quartus 文件 (800x480 tft lcd at070tn83 testing project file)
    2020-12-07 15:39:21下载
    积分:1
  • ch8_1
    8选1程序,是利用vhdl编写的,自己弄得还能用,上传下(8 Select a program is written using vhdl, allowed herself can use to upload the next)
    2010-06-20 13:36:42下载
    积分:1
  • 故障时钟检测电路的设计
    采用延时锁相环设计时钟延时电路,然后通过比较时钟信号来判断时钟信号是否发生时毛刺。压缩文件是一个VIVADO2015.1写的工程,包括测试文件,verilog语言编写
    2023-04-02 23:55:03下载
    积分:1
  • MP3-coder
    In this design, it is assumed that a buffer sized as 1024x8 bits provides main data including scale factors and Huffman code bits to Huffman decoder. Also, it is assumed that a memory with 1024x8 bits is ready for each component to write or read the output or input 576 frequency lines.(This folder contains three directories: Huffman, IMDCT and Filterbank, each of them includes all the VHDL source codes of the component.)
    2013-08-06 15:40:24下载
    积分:1
  • pll_carrier_syn
    本程序是锁相环的仿真程序,具有接收端载波同步的功能。注释详尽,程序规范。发端的调制方式有单载波调制,BPSK调制,QPSK调制可供选择。程序中有星座图,锁相环的频差、相差图,以及解调后的基带波形。(This program is a phase-locked loop simulation program, the with carrier synchronization receiving end function. Notes detailed program specifications. The originator of the modulation scheme to choose a single carrier modulation, BPSK modulation, QPSK modulation. Program constellation diagram, the PLL frequency difference, a difference of FIG, and the demodulated baseband waveform.)
    2013-04-11 09:18:49下载
    积分:1
  • EDA
    计数器的程序,eda编程用的,vhdl语言编程,大家下载看看吧(Program counter, eda programming used, vhdl programming )
    2010-12-22 20:47:02下载
    积分:1
  • I2C Verilog
    应用背景你好这是一个verilog代码^ _ ^这是一个verilog代码^ _ ^这是一个verilog代码^ _ ^这是一个verilog代码^ _ ^关键技术Verilog对我很好Verilog对我很好Verilog对我很好Verilog对我很好Verilog对我很好Verilog对我很好Verilog对我很好
    2022-01-25 16:40:39下载
    积分:1
  • n_bit_paralleLoadShiftRegJK
    n_bit_paralleLoadShiftRegJK
    2017-11-17 17:27:49下载
    积分:1
  • 基于fpga的信号发生器DDS
    说明:  基于fpga的信号发生器,通过调整按键可以生成正弦波,方波,三角波,锯齿波(Sine wave, square wave, triangular wave, sawtooth wave)
    2020-07-19 21:21:12下载
    积分:1
  • i2c_master_ip_for_nios
    i2c master ip for altera nios, add in qsys
    2018-03-02 14:50:44下载
    积分:1
  • 696522资源总数
  • 104027会员总数
  • 45今日下载