-
该包是根据DE405提供的国际天球矩形参考框架的基本位置和速度方面的资料...
该包是根据DE405提供的国际天球矩形参考框架的基本位置和速度方面的资料-The package is based on international Tianqiu DE405 rectangular frame of reference for the basic position and velocity information
- 2022-10-19 13:05:04下载
- 积分：1
-
ARM ELF文件转换帮助PDF
ARM elf file convertion help pdf-ARM elf file convertion help pdf
- 2022-07-24 12:12:29下载
- 积分：1
-
stresses the main content
重点介绍了Java概要文件的主要内容Java特性Java开发过程中引入的Java运行时环境相关技术Java
- 2022-09-01 20:35:03下载
- 积分：1
-
制作WinCE平台下Pocket PC安装程序
制作WinCE平台下Pocket PC安装程序 - 实业兴国 实干报国-Produced under WinCE platform Pocket PC Setup- Industrial and rejuvenating the country work
- 2022-09-26 02:10:02下载
- 积分：1
-
混沌电子学讲座。介绍了混沌的定义，数学模型，以及蔡氏混沌电路的研究与实现。...
混沌电子学讲座。介绍了混沌的定义，数学模型，以及蔡氏混沌电路的研究与实现。-chaotic electronic lectures. Chaos on the definition of mathematical models, and the chaotic circuit Research and Implementation.
- 2022-05-18 15:03:16下载
- 积分：1
-
Motor and inverter descriptions slides
Motor and inverter descriptions slides
- 2022-11-17 10:00:04下载
- 积分：1
-
微米mt9d112_soc2020 [ 1 ]。preliminary.book
Micron mt9d112_soc2020[1].preliminary.book
- 2022-02-01 11:35:00下载
- 积分：1
-
另一个AVR编程器
yet another avr programmer
- 2022-06-12 16:00:42下载
- 积分：1
-
vc project of ssim, a video quality measurement
vc project of ssim, a video quality measurement
- 2022-06-19 22:20:54下载
- 积分：1
-
现代先进微处理器有非常高的集成度和复杂度，又有寄存器堆、Cache等嵌入式部件，而且芯片管脚数相对较少，必须要有一定的自测试设计和其它的可测试性设计来简化测试代...
现代先进微处理器有非常高的集成度和复杂度，又有寄存器堆、Cache等嵌入式部件，而且芯片管脚数相对较少，必须要有一定的自测试设计和其它的可测试性设计来简化测试代码，提高故障覆盖率。本文简要讨论NRS4000微处理器芯片的以边界扫描测试为主体，以自测试为补充的可测试性设计框架。着重介绍芯片的边界扫描设计和芯片中译码控制器PLA和微程序ＲＯＭ以及采用内嵌RAM结构的指令Cache和寄存器堆的内建自测试设计。仿真结果表明，这些可测试性设计大大缩短了测试代码的长度。-modern microprocessors have a very high degree of integration and complexity, there Register pile, Cache such as embedded components, but Chip few relatively small, There must be the self-test design and testing of other design code to simplify testing, fault coverage. This paper briefly discussed Key words microprocessor chip to the boundary-scan test as the mainstay, Since the test to add to the test design framework. Highlighting the boundary-scan chip design and chip decoder PLA and micro-controller procedures and the use of embedded ROM RA M structure of the instruction cache and register stack of built-in self-test design. The simulation results show that these tests can greatly shorten the design of the test code length.
- 2022-04-01 18:08:40下载
- 积分：1
