登录
首页 » VHDL » 基于Actel A3P030 FPGA液晶显示器使用jdl12864串行接口,时钟可调

基于Actel A3P030 FPGA液晶显示器使用jdl12864串行接口,时钟可调

于 2022-07-05 发布 文件大小:4.25 kB
0 65
下载积分: 2 下载次数: 1

代码说明:

基于Actel A3P030 FPGA,液晶采用JDL12864串行接口,时钟48MHz-Based on Actel A3P030 FPGA, LCD using JDL12864 serial interface, clock 48MHz

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • uart2spi-master
    说明:  this code works with spi and uart interfaces.
    2020-07-21 21:10:59下载
    积分:1
  • HARQ
    HARQ技术研究,以喷泉码为研究对象,结合LDPC纠错码而研究的。(HARQ technology research to fountain codes for the study, and research combined with LDPC error correction code.)
    2015-05-21 16:54:15下载
    积分:1
  • FPGA
    FPGA项目开发实战讲解 [李宪强编著][电子工业出版社][2015.04][248页].pdf(FPGA Project Development combat explain [Li Xingjiang ed] [Electronic Industry Press] [2015.04] [248] .pdf)
    2016-07-13 08:53:07下载
    积分:1
  • clock
    本程序实现数字钟系统,有整点报时功能,可显示切换年月日,定时功能(Digital clock system of this program, with the whole point timekeeping function, can display the date, the timing function)
    2015-04-19 22:07:02下载
    积分:1
  • 数控分频器设计:对于一个加法计数器,装载不同的计数初始值时,会有不同频率的溢出输出信号。计数器溢出时,输出‘1’电平,同时溢出时的‘1’电平反馈给计数器的输入端...
    数控分频器设计:对于一个加法计数器,装载不同的计数初始值时,会有不同频率的溢出输出信号。计数器溢出时,输出‘1’电平,同时溢出时的‘1’电平反馈给计数器的输入端作为装载信号;否则输出‘0’电平。 -NC divider design : an adder counter, loading the initial count value, have different frequency output signal of the overflow. Counter overflow, the output"1 "Level, Overflow at the same time the"1 "level feedback to the counter input signal as loading; Otherwise output"0 "level.
    2022-04-28 17:05:55下载
    积分:1
  • dianzhen
    如果需要用verilog设计一项比较简单的功能,那么这个浅显易懂的程序能让你很快明白点阵的设计方法,尤其是对那些初学者(If you need to use a relatively simple verilog design features, then this easy to understand design of the program allows you to quickly understand the lattice method, especially for those who are beginners)
    2014-01-16 16:13:53下载
    积分:1
  • 一个比较经典的用VHDL实现的FIFO论文
    一个比较经典的用VHDL实现的FIFO论文-Instance, the birthday of power wilt lift stamp cavity using VHDL wife of mother
    2023-02-23 09:35:03下载
    积分:1
  • tAtan2Cordic
    是codic算法实现atan的C程序,包括定点和浮点程序,已经通过验证。(Atan is codic algorithm of C procedures, including fixed-point and floating-point procedures, has been validated.)
    2021-02-04 09:59:58下载
    积分:1
  • 经典SOC设计教程
    SOC经典教程,包含案例以及完整的代码等等。(SOC classic tutorial, including cases and complete code, and so on.)
    2020-07-01 22:20:02下载
    积分:1
  • 数字信号处理的FPGA实现(第4版)源码
    数字信号处理的FPGA实现(第4版)的配套源码,极具参考价值。(The source code of the realization of digital signal processing on FPGA (4th edition) is of great reference value.)
    2021-01-16 23:08:50下载
    积分:1
  • 696518资源总数
  • 104298会员总数
  • 46今日下载