登录
首页 » VHDL » 本文件解压后clock_time.vhd采用编程环境maxplusII,完成时间秒定时、记时,设置时间秒、声光报警等功能。...

本文件解压后clock_time.vhd采用编程环境maxplusII,完成时间秒定时、记时,设置时间秒、声光报警等功能。...

于 2022-07-03 发布 文件大小:1.58 kB
0 52
下载积分: 2 下载次数: 1

代码说明:

本文件解压后clock_time.vhd采用编程环境maxplusII,完成时间秒定时、记时,设置时间秒、声光报警等功能。-this document unpacked clock_time.vhd maxplusII use programming environment, the time for completion seconds timing, Hutchison, the set-up time seconds, sound, light, alarm functions.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • rs232_receiver
    RS232接收程序 无奇偶校验位 并行输出8位数据与data_ready数据准备好信号(RS232 receive procedures without parity 8-bit parallel output data and data ready signal data_ready)
    2009-07-06 19:56:52下载
    积分:1
  • SCAN_LED
    基于EDA技术中的对LED扫描电路的实验,程序能成功运行,能直接在开发板上看实验结果(EDA-based LED technology to scan the experimental circuit, the program can run successfully, can see directly in the development of on-board results)
    2009-06-05 11:49:53下载
    积分:1
  • UVM
    uvm验证方法学入门。step by step,适合IC验证人员入门(uvm verification methodology started. step by step, for IC verification personnel entry)
    2015-04-05 23:14:20下载
    积分:1
  • HDMI_IP
    说明:  HDMI IP的verilog实现,vivado平台生成的IP核(Verilog implementation of HDMI IP)
    2020-03-30 14:38:56下载
    积分:1
  • 数字逻辑课程设计,用vhdl实现红外线传输系统的课程设计,下载验证通过...
    数字逻辑课程设计,用vhdl实现红外线传输系统的课程设计,下载验证通过-Digital logic course design, using vhdl infrared transmission system to achieve curriculum design, download verified by
    2023-07-10 17:40:03下载
    积分:1
  • simple code based on verilog shifter , cla ,clg , ALU , PC
    simple code based on verilog shifter , cla ,clg , ALU , PC
    2022-03-04 03:11:05下载
    积分:1
  • fwPVerlilog
    68013与FPGA的通信,包含了固件程序与verilog程序(68013 and FPGA communication, including firmware and verilog program)
    2013-06-19 16:04:40下载
    积分:1
  • BPSK
    FPGA实现BPSK调制,带Modelsim仿真,实际系统测试通过,载波信号,调制波信号频率可调(FPGA implementation BPSK modulation with Modelsim simulation, the actual system test, the carrier signal, modulated wave signal frequency adjustable)
    2020-10-30 22:09:56下载
    积分:1
  • 基于FPGA可触控卫星信道模拟器的设计与实现
    说明:  卫星信道模拟器能够模拟卫星信道的传播特性,用于设备的通信调试,节 约研发成本。目前,很多卫星信道模拟器在参数设置上存在问题:有的参数难 以调节;有的采用上位机进行参数设置,通过上位机设置参数需要连接电脑, 适应性差。针对上述问题提出了一种基于FPGA可触控卫星信道模拟器,FPGA 作为算法实现和控制单元,通过控制触摸屏方便快捷的实现参数设置。(Literature of Satellite Channel Simulation Based on FPGA)
    2020-12-10 20:59:20下载
    积分:1
  • USB 1.1 PHY code systemc language USB 1.1 PHY code, systemc languages, including...
    USB 1.1 PHY的代码,systemc语言 USB 1.1 PHY的代码,systemc语言,包括基于systemc语言的testbench ,和相关的doc文档-USB 1.1 PHY code systemc language USB 1.1 PHY code, systemc languages, including systemc based testbench language, doc and related documents
    2022-04-12 00:51:05下载
    积分:1
  • 696518资源总数
  • 104305会员总数
  • 11今日下载