登录
首页 » VHDL » 这是一个语音程序,通过VHDL编译了.大家可以直接调用.其中还包括了键盘程序有需要可以下来...

这是一个语音程序,通过VHDL编译了.大家可以直接调用.其中还包括了键盘程序有需要可以下来...

于 2022-06-13 发布 文件大小:166.70 kB
0 51
下载积分: 2 下载次数: 1

代码说明:

这是一个语音程序,通过VHDL编译了.大家可以直接调用.其中还包括了键盘程序有需要可以下来-This a voice procedures, through a VHDL compiler. you can directly call. It also includes a keyboard procedures need to look at it down

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • duishuizhtai
    matlab 并行程序parfor用法matlab 并行程序parfor用法(matlab 并行程序parfor具体用matlab 并行程序parfor用法)
    2020-07-03 17:40:02下载
    积分:1
  • wireless
    无线通信FPGA设计Matlab Verilog代码(Wireless FPGA design Matlab Verilog code)
    2011-11-30 21:48:18下载
    积分:1
  • VHDL language design stopwatch, timer function of the realization, the realizati...
    VHDL语言设计的秒表,实现计时功能,实现报时功能,并且通过硬件实验。-VHDL language design stopwatch, timer function of the realization, the realization of time functions, and through hardware experiments.
    2022-09-16 02:55:02下载
    积分:1
  • viterbi213
    说明:  编码方式为213的Viterbi卷积码编码器和译码器的FPGA的实现,包含整个QuartusII的工程文件,解码方式为寄存器交换法(Encoding for the 213 convolutional code encoder and Viterbi decoder FPGA realization of the project file that contains the entire QuartusII, decoding method for the register exchange)
    2020-12-27 21:19:02下载
    积分:1
  • Single-port-RAM-
    单口RAM带CLR信号的verilog程序。很详细的.(Single-port RAM with a CLR signal)
    2011-08-07 11:27:59下载
    积分:1
  • uart2spi-master
    说明:  this code works with spi and uart interfaces.
    2020-07-21 21:10:59下载
    积分:1
  • 1
    说明:  单周期cpu,使用verilog编写的的单周期cpu支持......等功能(Single cycle CPU, using Verilog written single cycle CPU support... And other functions)
    2021-03-15 08:45:07下载
    积分:1
  • 用VHDL硬件描述语言实现的对FPGA(Cyclone II)的配置的VHDL源代码。...
    用VHDL硬件描述语言实现的对FPGA(Cyclone II)的配置的VHDL源代码。-VHDL hardware description language for FPGA (Cyclone II) configurations VHDL source code.
    2022-07-11 15:27:50下载
    积分:1
  • 基于EPM1270的VGA显示器接口源码Verilog
    基于EPM1270的VGA显示器接口源码Verilog-Based on the EPM1270
    2022-03-24 16:21:09下载
    积分:1
  • 本项目是基于SR和D触发器的使用vhdl.this是100正确的内容。
    this project is based on sr and d flip flop using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural -this project is based on sr and d flip flop using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural
    2022-06-27 01:31:46下载
    积分:1
  • 696518资源总数
  • 104225会员总数
  • 32今日下载