登录
首页 » VHDL » verilog时钟分频器~ 50hmz波特率9600bps,使用~

verilog时钟分频器~ 50hmz波特率9600bps,使用~

于 2022-06-03 发布 文件大小:8.98 kB
0 62
下载积分: 2 下载次数: 1

代码说明:

verilog分频器~时钟为50hmz,波特率采用9600bps~-Verilog clock divider ~ 50hmz, using baud rate 9600bps ~

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • testbench(xilinx)
    Testbench 不仅要产生激励也就是输入,还要验证响应也就是输出。当然也可以只产生 激励,然后通过波形窗口通过人工的方法去验证波形,这种方法只能适用于小规模的设计(The Testbench not only to generate incentives to input, verify that the response is output. Of course, can only produce Incentive, and then the waveform by the waveform window by artificial means to verify, this method is only applicable to small-scale design)
    2012-04-18 16:08:25下载
    积分:1
  • crc16-CCITT
    crc-16的编码,使用的多项式是G(x)=x^16+x^12+x^5+1(generator polynomial of degree 16: G(X)=x^16+x^12+x^5+1)
    2012-12-07 13:55:21下载
    积分:1
  • user_logic_VGA_Controller,适合于DE2开发板,把这个文件夹放在工程目录之中,就可以在SOPC里直接添加VGA_Controller I...
    user_logic_VGA_Controller,适合于DE2开发板,把这个文件夹放在工程目录之中,就可以在SOPC里直接添加VGA_Controller IP核了,很方便使用。-user_logic_VGA_Controller. suitable for Dictyophora development board, this folder on the project directory, it can be added directly SOPC Lane VGA_Controller IP core, very convenient to use.
    2022-07-06 22:09:23下载
    积分:1
  • CCMU
    代码是一个复数乘法器,两个复数相乘,只用到了2个实数相乘,运算量少(Code is a complex multiplier, two complex multiplication, uses only real number multiplied by 2, operations less)
    2011-11-04 11:56:47下载
    积分:1
  • FPGA讲义适合中等以上读者,主要是FPGA的一些高级应用
    FPGA讲义适合中等以上读者,主要是FPGA的一些高级应用-FPGA notes for readers more than moderate, mainly a number of advanced applications FPGA
    2022-06-16 08:29:17下载
    积分:1
  • Verilog
    Verilog经典教程,很好的学习Verilog的书籍,对学习硬件编程很有帮助。(Verilog classic handbook, good learning Verilog books, to learn hardware programming helpful.)
    2013-08-19 11:02:51下载
    积分:1
  • Xilinx FPGA RAM块可通过JTAG
    Xilinx FPGA block RAM reconfig via JTAG
    2022-01-25 19:09:13下载
    积分:1
  • Wishbone dma ip core
    Wishbone dma ip core
    2022-01-26 04:18:15下载
    积分:1
  • mimasuo
    密码锁 vhdl实现的密码锁 控制程序-mimasuo
    2022-02-11 23:21:28下载
    积分:1
  • Nios_Example_07_SD_35TFT
    这是一个nios工程,控制TFT液晶屏的程序。FPGA平台用Verilog HDL语言编写的,MCU软核程序有C语言编写。通过这一个完成的工程,你就会明白SOPC的一些实现方法。(This is a nios engineering, control TFT LCD screen program. The FPGA platform Verilog HDL language preparation with the nuclear program has a soft, MCU written in C language. Through this a complete project, you will understand some of the SOPC methods of realization. )
    2011-05-24 16:56:27下载
    积分:1
  • 696518资源总数
  • 104313会员总数
  • 30今日下载