登录
首页 » VHDL » through CPLD to eight parallel data into serial data and methods can be used I2C...

through CPLD to eight parallel data into serial data and methods can be used I2C...

于 2022-05-30 发布 文件大小:1.18 kB
0 72
下载积分: 2 下载次数: 1

代码说明:

通过CPLD将8位并行数据转换为串行数据并可以采用I2C方式与其他器件连接,可以用于MCU需要与提供I2C接口器件通信的场合。-through CPLD to eight parallel data into serial data and methods can be used I2C connections with other devices, which can be used to provide MCU with I2C Interface Communications occasions.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • HDB3
    HDB3码在matlab中的仿真,包括原始码、AMI码及HDB码的相关仿真图形(HDB simulink in matlab)
    2020-07-04 19:40:02下载
    积分:1
  • ht82v38 线性ccd AD转换fpga程序
    ht82v38 线性ccd 16位 AD转换fpga程序VHDLHT82V26(38)是Holtek(隶属台湾盛群半导体股份有限公司)出品的专用于CCD/CIS模拟信号的处理器。当然,其也可做为通用ADC芯片使用。 HT82V38采用3.3V,5V工作电源,采用三个信道的结构(3个ADC输入通道,分别为R、G、B通道),可提供一个、两个或三个信道的操作模式供用户选择,其A/D转换器精度为16位(16bit),转换速率最高达到30MSPS。
    2022-03-09 21:51:37下载
    积分:1
  • RISC CPU IP CORE can be used to direct the development and application of the pr...
    RISC CPU IP CORE 可以用于直接的工程开发应用 有详细的说明书-RISC CPU IP CORE can be used to direct the development and application of the project has a detailed brochure
    2023-02-24 21:15:03下载
    积分:1
  • uart
    用veriolg 语言编写的串口通讯程序,通过FPGA控制串口的通讯。(a veriog program completed on FPGA to contrlo a uart to communicaton with a computer )
    2010-08-16 10:41:03下载
    积分:1
  • Xilinx FPGA using leftover multipliers and block RAM
    Xilinx FPGA using leftover multipliers and block RAM
    2022-03-21 00:55:39下载
    积分:1
  • 16ChannelDeserializer
    LVDS De-serialization
    2019-06-20 14:53:25下载
    积分:1
  • 键盘接口电路的一个工程
    键盘接口电路的一个工程---包括vhdl源程序和编译后产生的相关文件-Keyboard interface circuit of a project--- including VHDL source code and compile the relevant documents after
    2022-05-19 23:52:35下载
    积分:1
  • OFDM_TX_CR802.11-master
    OFDM_TX_CR802.11-master 802.11协议 ofdm开发(OFDM_TX_CR802.11-master)
    2018-11-15 17:03:03下载
    积分:1
  • 32_lvds_test
    说明:  Xilinx 公司Spartan-6系列FPGA实现LVDS,带Modelsim仿真文件,已综合。(Xilinx Spartan-6 Series FPGA implements LVDS with Modelsim simulation file, which has been synthesized.)
    2020-11-30 20:59:27下载
    积分:1
  • Mult_Frequency
    Based on the verilog such as frequency meter accuracy, except for measuring frequency can also measure pulse width of empty measure than 32 counts of data through the simulation SPI serial output to SCM processing and display
    2011-07-27 10:26:29下载
    积分:1
  • 696518资源总数
  • 104444会员总数
  • 15今日下载