登录
首页 » Verilog » 除頻器

除頻器

于 2022-04-26 发布 文件大小:13.92 MB
0 108
下载积分: 2 下载次数: 1

代码说明:

altera Quartus Prime 15.1 Standard Edition的 I2C master code. 含除頻器

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • RapidIO_avalonst
    RapidIO:使用Avalon-ST直通接口的实现方法,可以在fpga上实现(rapidio altera)
    2017-05-31 22:50:11下载
    积分:1
  • I2S_2
    that file is different I2S example
    2014-11-27 06:39:52下载
    积分:1
  • APB 总线
    APB 总线。可以实现单个数据在总机与从机之间的读写功能(This can achieve the read and write functions of a single data between the master and the slave .)
    2017-08-22 16:04:06下载
    积分:1
  • ddr3_sun
    说明:  使用DDR3IP核进行仿真,写入读取数据(Using DDR3IP core to simulate, write and read data)
    2021-01-07 00:48:53下载
    积分:1
  • buffer
    用verilog实现的buffer,经过了fpga平台验证。(Implement buffer with verilog.)
    2020-10-28 12:19:58下载
    积分:1
  • apb-uart
    apb—uart模块,实现中断处理和异步收发数据并处理(APB - UART module, interrupting processing and asynchronous receiving and receiving data and processing)
    2020-11-06 14:19:52下载
    积分:1
  • 基于fpga的三相spwm波的Verilog硬件实现
    采用dds产生3路正弦波作为调制波,一路三角波形作为高频载波,按照spwm原理让正弦波和三角波送入比较器做比较判决运算。并且调制波和载波相位频率可调,外部按键调试即可。verilog实现,在altera的fpga芯片运行通过。
    2022-02-20 22:39:06下载
    积分:1
  • SPWM信号产生系统IP软核设计及验证
    针对电力电子领域的需求,采用自然采样法设计了一个全数字三相SPWM信号产生系统IP软核.通过数字频率合成技术实现了对电源频率的辅确控制.使电源频率精度达到16位.其中。通过调节控制参数.分别实现了电源频率与载波频率的7级、8级控制.最后。搭建了基于FPGA的测试系统.验证了系统功能的正确性.(According to the requirement of power electronics, the natural sampling method for the design of a full digital three-phase SPWM signal generation system. The power frequency of IP core is the auxiliary control is implemented through digital frequency synthesis technology. The power frequency accuracy of 16. By adjusting the control parameters, 7 and 8 levels of power frequency and carrier frequency are realized respectively. Finally, the control of the power frequency and carrier frequency is realized. A test system based on FPGA is built, which verifies the correctness of the system function)
    2017-07-16 13:55:47下载
    积分:1
  • cordic
    说明:  实现可连续输入数据做三角函数变换处理,通过verilog代码实现,(It realizes triangular function transformation for continuous input data.)
    2020-06-21 22:40:01下载
    积分:1
  • bubblesort
    根据ASMD图设计验证冒泡排序算法。给出设计程序及时序仿真结果,含纸质报告。(According to the ASMD diagram design, verify the bubble sorting algorithm. Give the design procedure and the simulation result in time, including paper report.)
    2021-05-08 13:28:35下载
    积分:1
  • 696518资源总数
  • 106235会员总数
  • 12今日下载