登录
首页 » VHDL » 用键盘控制FPGA,再由FPGA控制VGA显示器是好东西

用键盘控制FPGA,再由FPGA控制VGA显示器是好东西

于 2022-04-11 发布 文件大小:455.42 kB
0 146
下载积分: 2 下载次数: 1

代码说明:

用键盘控制FPGA,再由FPGA控制VGA显示器是好东西-Use the keyboard to control FPGA, and then by the FPGA to control VGA display is a good thing

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 8bit的ALU实现
    用vhdl语言编写的数字逻辑alu设计,实现包括逻辑运算乘法、加法和移位的运算功能,加入流水线处理,适用于初学硬件语言的同学们
    2022-07-07 03:59:31下载
    积分:1
  • m序列生成VHDL代码
    伪随机m序列VHDL代码,生成多项式为1+x+x^7 (203),包括代码文件.vhd和模块文件.bsf以及仿真波形,可直接添加到工程中使用。
    2023-02-01 13:50:03下载
    积分:1
  • zhuangtai
    状态机的典型饮用,可供学习模仿之用,四个状态,简单易学(State machine of the typical drinking, can be used to learn to imitate, four state, easy to learn)
    2007-11-11 21:36:15下载
    积分:1
  • 源实现YUV到RGB的转换
    THE SOURCE REALIZE THE TRANSFORMATION FROM YUV TO RGB
    2022-06-16 04:19:46下载
    积分:1
  • And the string conversion of the code is relying on the synchronization state ma...
    这个并串转换代码是依靠同步状态机来实现其控制的。其实并串转换在实际的电路中使用还是比较多的,尤其在通信线路方面的复用和分解方面,原理上就是一个串并转换和并串转换的过程。举个简单的例子,计算机串口发送数据的过程,如果满足发送条件了,其实就是一个并串转换的过程了。好了,废话不说,看代码就是。 -And the string conversion of the code is relying on the synchronization state machine to achieve its control. In fact, string conversion circuit in the actual use of, or more, particularly in the area of communication lines and the decomposition of reuse, the principle is a string and the conversion and the conversion process and string. Here is a simple example, the computer serial port of the process of sending data, if sent to meet the conditions, but in fact is a process of conversion and a string. Well, do not talk nonsense, look at the code is.
    2022-03-29 17:46:13下载
    积分:1
  • FPGA-H265-Encoder
    H.265的FPGA实现!!使用Verilog语言开发。(H.265 FPGA implementation! Developed using Verilog language.)
    2021-03-08 19:49:28下载
    积分:1
  • Design-Compiler-Reference
    dc的应用规范,以及一些基础的操作指导,注意事项等(dc application specification, as well as some basic instructions, precautions, etc.)
    2013-08-13 11:14:47下载
    积分:1
  • LDPC.DIFFERENT-RATE
    LDPC码不同码率对比,1/2与1/3码率对比。码长512.迭代次数50次。(Comparison of different rate of the LDPC code, 1/2 compared with the 1/3 code rate. 512 yards long. 50 times the number of iterations.)
    2012-11-22 10:49:22下载
    积分:1
  • Desktop
    qpsk的fpga实现,包含调制和解调部分,使用verilog语言(FPGA implementation of QPSK)
    2019-03-16 02:52:26下载
    积分:1
  • formal_verification
    说明:  现在最流行的RTL设计方法之一,本书为全球流行的设计入门书籍(One of the most popular RTL design methods nowadays, this book is an introductory book for popular design all over the world.)
    2020-06-23 22:00:02下载
    积分:1
  • 696518资源总数
  • 106208会员总数
  • 21今日下载