登录
首页 » Verilog » BGM benchmark

BGM benchmark

于 2022-04-09 发布 文件大小:14.66 kB
0 54
下载积分: 2 下载次数: 1

代码说明:

// DEFINES `define BITS 32         // Bit width of the operands `define NumPath 34        module bgm(clock,  reset, sigma_a,  sigma_b,  sigma_c, Fn, dw_x, dw_y, dw_z, dt, Fn_out  ); // SIGNAL DECLARATIONS input clock; input reset; input [`BITS-1:0] sigma_a; input [`BITS-1:0] sigma_b; input [`BITS-1:0] sigma_c; input [`BITS-1:0] Fn; input [`BITS-1:0] dw_x; input [`BITS-1:0] dw_y; input [`BITS-1:0] dw_z; input [`BITS-1:0] dt;

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VHDL.Programming
    这是这本书的第四个版本,现在这个版本不仅提供了VHDL语言的覆盖面,但设计方法的信息,以及。此版本将指导读者通过创建一个VHDL设计的过程中,模拟设计,综合设计,放置和布线设计,使用的重要模拟验证的最终结果,新的技术,称为全速调试,提供了极其快速设计验证。在这个版本的设计,例如已被更新(This is the fourth version of the book and this version now not only provides VHDL language coverage but design methodology information as well. This version will guide the reader through the process of creating a VHDL design, simulating the design, synthesizing the design, placing and routing the design, using VITAL simulation to verify the final result, and a new technique called At-Speed debugging that provides extremely fast design verification. The design example in this version has been updated to reflect.)
    2012-04-08 19:36:36下载
    积分:1
  • 分数时延FIR
    说明:  分数时延FIR滤波器FPGA设计的相关资料及软件无线电实验平台MFSS6842使用说明(Fractional delay FIR filter FPGA design related information and software radio experimental platform MFSS6842 instructions)
    2019-11-18 22:45:35下载
    积分:1
  • comp
    The red arrow showed the output became 8 when the measured temperature changed to 11°C. As shown by black arrow, the maximum output was 28. The program was run according to the proposed method.
    2012-06-05 23:16:25下载
    积分:1
  • rs_204_188----v1.0
    RS 编码和解码Verilog Code, 实现了RS(204,188)的编码和译码;(RS Coding and Decoding Verilog code, implement RS(204,188) )
    2021-03-25 20:29:14下载
    积分:1
  • ldpc_decoder_802_3an
    LDPC的编码模块和解码模块,实现802-3an协议的编码(The module of LDPC to implement the coding of the 802-3an protocol)
    2018-07-23 15:01:20下载
    积分:1
  • fpga_coder_module
    本人编写的FPGA光电编码器输入模块,没有实验,但仿真基本实现,希望有参考价值.(FPGA optical encoder input module, there is no experimental, but simulation technology, hope to have reference value.)
    2021-04-21 01:58:50下载
    积分:1
  • 5L_SVPWM_ANPC_CPLD
    基于CPLD硬件描述语言编写的五电平SVPWM脉冲触发程序(Five level SVPWM pulse trigger program based on CPLD hardware description language)
    2020-12-14 16:19:15下载
    积分:1
  • 可以在Verilog HDL及其测试代码协议实现
    本控制器与博世参考模型测试
    2022-11-08 00:20:03下载
    积分:1
  • ASKMod
    ASK调制信号的verilog VHL设计,在ise中实现了ASK信号的调制解调。(ASK modulation signal verilog VHL design, in ise to achieve the ASK signal modulation and demodulation.)
    2017-04-17 10:46:19下载
    积分:1
  • TEXIO
    TEXIO study testbench passed VHDL FPGA CPLD simulation Altera quartus
    2015-03-21 23:19:21下载
    积分:1
  • 696518资源总数
  • 104297会员总数
  • 29今日下载