登录
首页 » 嵌入式系统 » 射频卡读写器,超过PHILIPS的射频基站,可读写14443,13956等协议的卡。加密强度目前可能是最高的。价格便宜。

射频卡读写器,超过PHILIPS的射频基站,可读写14443,13956等协议的卡。加密强度目前可能是最高的。价格便宜。

于 2022-03-31 发布 文件大小:135.00 kB
0 65
下载积分: 2 下载次数: 1

代码说明:

射频卡读写器,超过PHILIPS的射频基站,可读写14443,13956等协议的卡。加密强度目前可能是最高的。价格便宜。-RF card reader, more than PHILIPS radio base stations, read-write the agreement, such as the 14443,13956 card. The current strength of encryption is the highest. The price was cheap.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • STM32 MPU6000 SPI接口驱动
    STM32平台下的MPU6000六轴驱动,SPI通讯接口。采用brust read,一次读取6轴数据和温度,减少读取时间
    2023-07-16 16:15:04下载
    积分:1
  • 华邦串行FLASH W25X40 读写程序范例
    应用背景华邦串行FLASH W25X40 读写程序范例,C语言编程。适用于华邦W25X系列,比较完整。-Winbond SPI Flash read and write source code.关键技术本程序是华邦存储芯片W25X32的驱动程序,用的是STC主芯片驱动,用C语言编程,完全可移植到其他51内核单片机主芯片上,将IO口修改即可,使用的编程软件为KEIL,已在试验板上调试过
    2022-01-26 00:31:53下载
    积分:1
  • WINCC OPC VB开发通信方 ,读取其中的变量和改变变量内容,根据变量名和分组名,服务器名字...
    WINCC OPC VB开发通信方式 ,读取其中的变量和改变变量内容,根据变量名和分组名,服务器名字-WINCC OPC VB to develop means of communication, read them the contents of variables and changes in variables, grouped under the variable name and the name, server name
    2022-12-20 11:10:03下载
    积分:1
  • ARM Boot 程序源码 1.1.0armboot
    ARM Boot 程序源码 1.1.0armboot-1.1.0 希望给你带来方便-ARM Boot procedures 1.1.0armboot source-1.1.0 want to give you the convenience of
    2022-09-19 02:25:03下载
    积分:1
  • 串口发送接收源代码以及电路图
    应用背景单片机串口传输程序,可以直接使用。文件中包括单片机中数据的发送模块和数据的接收模块两个部分。并且提供电路版图的设计,帮助节省开发的时间。    关键技术串口,作为一种常用的传输方式,可以用在各个领域。第一文件R为单片机接收,第二个T为单片机发送文件夹。其中电路文件夹为单片机设计的电路版图文件。
    2022-12-25 23:10:02下载
    积分:1
  • 1线通信的实用程序
    1线通信的实用程序--Program for single-thread communication.
    2022-08-03 21:04:21下载
    积分:1
  • 基于ATmega16的BC7281键盘显示源码,拿过来就 可以用
    基于ATmega16的BC7281键盘显示源码,拿过来就 可以用-ATmega16-based source of BC7281 keyboard display, holding back on the can
    2023-01-27 07:30:03下载
    积分:1
  • Eclipse插件
    plugin for eclipse -plugin for eclipse
    2022-10-30 14:25:03下载
    积分:1
  • A Tiny Microcontroller for FPGAs
    应用背景Abstract—Leros is a tiny microcontroller that is optimized for current low-cost FPGAs. Leros is designed with a balanced logic to on-chip memory relation. The design goal is a microcontroller that can be clocked in about half of the speed a pipelined on-chip memory and consuming less than 300 logic cells. The architecture, which follows from the design goals, is a pipelined 16-bit accumulator processor. An implementation of Leros needs at least one on-chip memory block and a few hundred logic cells. The application areas of Leros are twofold: First, it can be used as an intelligent peripheral device for auxiliary functions in an FPGA based system-on-chip design. Second, the very small size of Leros makes it an attractive softcore for many-core research with low-cost FPGAs.关键技术The smallest core is comparable to Leros and can be implemented
    2023-09-03 01:00:04下载
    积分:1
  • 小桂1.6.8库和源
    mini gui 1.6.8 lib and source
    2022-01-26 08:34:05下载
    积分:1
  • 696518资源总数
  • 104349会员总数
  • 32今日下载