登录
首页 » VHDL » EDA常用计数函数VHDL程序设计,减法计数器:可预置数:

EDA常用计数函数VHDL程序设计,减法计数器:可预置数:

于 2022-03-25 发布 文件大小:2.90 kB
0 87
下载积分: 2 下载次数: 1

代码说明:

EDA常用计数函数VHDL程序设计,减法计数器:可预置数:-common counting function EDA VHDL programming, subtraction counter : Preset :

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 12
    说明:  用FPGA进行等精度频率和相位差测量的程序,本程序是在EPEC6Q240C8下的程序(Carried out with the FPGA such as the frequency and phase measurement precision of the procedure, this procedure was the procedure under the EPEC6Q240C8)
    2010-03-03 17:42:11下载
    积分:1
  • 135个经典VerilogHDL源码和说明文档,入门的好资料
    135个经典VerilogHDL源码和说明文档,入门的好资料-135 Classic VerilogHDL source and documentation, a good data entry
    2022-01-20 23:10:53下载
    积分:1
  • libiio-0.15
    说明:  ad9361 matlab驱动代码,运行此代码可在matlab中控制AD9361(AD9361 matlab driver code, running this code can control AD9361 in MATLAB)
    2020-07-25 12:38:44下载
    积分:1
  • pylori
    A VANET research program
    2012-08-23 21:50:13下载
    积分:1
  • 电子表的实现
    这是一个数字逻辑课程的电子表的实现,利用VHDL语言实现,初学者可以完全掌握,很有帮助。
    2022-08-20 05:43:08下载
    积分:1
  • ethernet_loopback
    通过FPGA驱动千兆以太网口,完成SPARTAN6上的UDP数据包闭环测试,即通过网口发送数据包到FPGA,FPGA内部将接收到的数据返回到PC机,建议测试之前添加ARP静态绑定,FGPA内部的IP以及MAC地址在ROM里的COE文档里可以看到,发送端添加了CRC以及整体CHECKSUM的计算(Driven by FPGA Gigabit Ethernet port, UDP SPARTAN6 data packet on the closed loop test, through the network to send data packets to FPGA, FPGA will receive the data back to the PC, the proposed test before adding ARP static binding, FGPA internal IP and MAC address in the COE document in the ROM where you can see, the sender adds CRC and CHECKSUM integral calculation)
    2017-11-20 10:21:38下载
    积分:1
  • 扩频通信的Verilog工程
    扩频通信的Verilog工程,对从事无线通信的工程人员有参考作用。(Spread spectrum communication Verilog project, engaged in wireless communications engineering staff reference.)
    2017-06-11 10:29:12下载
    积分:1
  • sync_bitops
    Set a bit and return its old value.
    2015-06-23 14:22:31下载
    积分:1
  • 文章论述如何将向modelsim中添加仿真库,包括添加xilinx,altera,actel公司的仿真库的方法...
    文章论述如何将向modelsim中添加仿真库,包括添加xilinx,altera,actel公司的仿真库的方法-Article on how to add ModelSim simulation library, including the add xilinx, altera, actel the company
    2022-02-13 01:04:22下载
    积分:1
  • raylrnb (3)
    说明:  本资源有一个matlab程序段,是仿真BPSK分别在高斯噪声和瑞利衰落下的误码率,产生图形对仿真值和理论值进行比较(This resource has a matlab program segment, which is the bit error rate of simulated BPSK under Gaussian noise and Rayleigh fading respectively. The generated graph compares the simulated value with the theoretical value.)
    2019-10-21 21:16:04下载
    积分:1
  • 696518资源总数
  • 104297会员总数
  • 29今日下载