登录
首页 » VHDL » 基于VHDL的I2C程序0003,很不错的论文及程序,,大家快下啊

基于VHDL的I2C程序0003,很不错的论文及程序,,大家快下啊

于 2022-03-21 发布 文件大小:3.33 kB
0 74
下载积分: 2 下载次数: 1

代码说明:

基于VHDL的I2C程序0003,很不错的论文及程序,,大家快下啊-based on the I2C procedures VHDL 0003, a very good paper and procedures, we quickly under ah

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Core1553BRT_EBR_EV_20
    actel公司用于1553总线的1553BRT-EBR核心代码 包括文档和代码非常有用(Actel company for the 1553 bus 1553BRT-EBR core code, including documentation and code is very useful)
    2021-05-06 18:58:37下载
    积分:1
  • DS1302
    说明:  本代码是控制DS1302的VHDL代码,浅显易懂,方便修改,注意看data sheet,保证时钟和各个延迟满足要求即可(This code is to control the DS1302' s VHDL code, easy to understand, easy changes, note the data sheet, ensure the clock and can meet the requirements of the various delays)
    2020-10-22 14:57:23下载
    积分:1
  • FP代码是用来实现aritjmetics
    fp codes is used to realize the aritjmetics
    2022-03-26 07:19:34下载
    积分:1
  • Send-Program
    program send sms by sim900 module
    2012-08-08 18:25:11下载
    积分:1
  • verilog_median_filter
    图像处理的中值滤波器,使用verilog开发环境编程实现。(Verilog development environment programming median filter)
    2016-01-24 16:54:32下载
    积分:1
  • clock-generation
    长帧同步时钟的产生, 源码程序,实验好用(Long frame synchronization clock generation, source program, easy to use experimental)
    2012-10-21 09:52:08下载
    积分:1
  • SOPC软件编程基础,用实例讲解,非常适合初学者。
    SOPC软件编程基础,用实例讲解,非常适合初学者。-SOPC software programming foundation, using examples to explain, very suitable for beginners.
    2022-09-22 10:45:04下载
    积分:1
  • counter
    设计一个十进制计数器模块,输入端口包括 reset、up_enable 和 clk,输出端口为 count 和 bcd,当 reset 有效时(低电平),bcd 和 count 输出清零,当 up_enable 有效时(高电 平),计数模块开始计数(clk 脉冲数),bcd 为计数输出,当计数为 9 时,count 输出一 个脉冲(一个 clk周期的高电平,时间上与“bcd=9”时对齐)(Design of a decimal counter module, input port, including the reset up_enable clk, output port for the count and bcd, when reset is active (low), the bcd and count output cleared up_enable active (high), count module starts counting the (the CLK pulse number), the BCD count output when the count 9, the count output of the high level, the time of a pulse (a clk cycle with " bcd = 9" when aligned))
    2013-04-13 19:53:29下载
    积分:1
  • 基于Actel A3P030 FPGA液晶显示器使用jdl12864串行接口,时钟可调
    基于Actel A3P030 FPGA,液晶采用JDL12864串行接口,时钟48MHz-Based on Actel A3P030 FPGA, LCD using JDL12864 serial interface, clock 48MHz
    2022-07-05 03:00:11下载
    积分:1
  • UART
    说明:  串口通信vivado实现,带有仿真文件,可实现数据收发(the uart program based on vivado)
    2020-07-02 16:15:57下载
    积分:1
  • 696518资源总数
  • 104313会员总数
  • 30今日下载