登录
首页 » Verilog » 同步FIFO verilog

同步FIFO verilog

于 2022-03-18 发布 文件大小:3.77 kB
0 78
下载积分: 2 下载次数: 1

代码说明:

同步FIFO verilog

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • latticeECP3-serdes-test-code
    lattice ECP3系列高速FPGA serdes测试代码(lattice ECP3 series high speed serdes test code)
    2021-03-25 01:39:14下载
    积分:1
  • RS232
    基于VHDL的RS232通讯程序,包含完整的源代码,锁脚文件以及下载文件,可直接下载使用(VHDL based on the RS232 communication procedures, including complete source code, locking pin, as well as download files documents can be directly downloaded using)
    2008-07-27 13:19:28下载
    积分:1
  • sobel_filter_zx1809_v10
    说明:  图像边缘检测,图像中值滤波和MATLAB处理(Digital Image processing based on FPGA)
    2019-05-22 13:46:59下载
    积分:1
  • project_1
    说明:  基于FPGA平台的双目视觉处理项目,可以通过双目摄像头实现目标物体测距,测量大小等功能(Binocular vision processing based on FPGA platform)
    2021-03-07 11:07:17下载
    积分:1
  • SPWM信号产生系统IP软核设计及验证
    针对电力电子领域的需求,采用自然采样法设计了一个全数字三相SPWM信号产生系统IP软核.通过数字频率合成技术实现了对电源频率的辅确控制.使电源频率精度达到16位.其中。通过调节控制参数.分别实现了电源频率与载波频率的7级、8级控制.最后。搭建了基于FPGA的测试系统.验证了系统功能的正确性.(According to the requirement of power electronics, the natural sampling method for the design of a full digital three-phase SPWM signal generation system. The power frequency of IP core is the auxiliary control is implemented through digital frequency synthesis technology. The power frequency accuracy of 16. By adjusting the control parameters, 7 and 8 levels of power frequency and carrier frequency are realized respectively. Finally, the control of the power frequency and carrier frequency is realized. A test system based on FPGA is built, which verifies the correctness of the system function)
    2017-07-16 13:55:47下载
    积分:1
  • DCT
    用verilog语言实现DCT编解码 附有DCT的说明(Using Verilog language realize DCT codec with a description of DCT)
    2020-11-14 15:19:41下载
    积分:1
  • fulladd
    this files in Quartus2 are fulladder
    2016-05-17 16:38:42下载
    积分:1
  • TCD1304_drive
    FPGA驱动TCD1304AP线阵CCD,并经采集将数据通过串口传输至上位机(FPGA drives TCD1304AP linear CCD, and by collecting the data transmitted through the first bit machine serial)
    2021-05-15 18:30:02下载
    积分:1
  • shockware
    VHDL 波形防止抖动程序,学习试验材料(VHDL prevent jitter waveform procedures, the pilot study materials)
    2007-03-01 13:15:37下载
    积分:1
  • ALU
    FPGA设计,ISE工具验证,ALU功能设计,包括加法,减法,与或非等多项功能,经验证成功。
    2022-03-19 20:07:22下载
    积分:1
  • 696518资源总数
  • 104326会员总数
  • 25今日下载