登录
首页 » VHDL » vhdl 中各种数据类型的转换实现,可以调用函数库实现

vhdl 中各种数据类型的转换实现,可以调用函数库实现

于 2022-03-18 发布 文件大小:1.14 kB
0 70
下载积分: 2 下载次数: 1

代码说明:

vhdl 中各种数据类型的转换实现,可以调用函数库实现-date type change

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • sdi_audio
    sdi音频嵌入及解嵌代码,代码使用Verilog HDL语言(SDI audio embedding and decoding code, the code using Verilog HDL language)
    2020-12-01 19:29:26下载
    积分:1
  • SimpleSpi
    master spi的源代码(verilog),包括文档,测试程序(master spi the source code (verilog), including documentation, testing procedures)
    2007-01-29 21:03:51下载
    积分:1
  • Altera_Audio
    针对Altera的DE2/ DE1交互板的音频核心的音频编解码器(编码器/解码器),并提供了音频输入和输出的接口。(The Audio Core interacts with the Audio CODEC (enCOder/DECoder) on the Altera DE2/DE1 Boards and provides an interface for audio input and output.)
    2015-04-01 22:21:49下载
    积分:1
  • RISC
    URISC的RTL级设计,Verilog代码(Design: URISC RTL Verilog)
    2019-06-16 23:07:39下载
    积分:1
  • 0_09_uart_tx
    说明:  在FPGA板卡上面,通过单个按键实现串口的发送功能,带仿真需要自行修改一下工程配置(On the FPGA board, the sending function of the serial port is realized by a single key, and the engineering configuration needs to be modified by the simulation)
    2020-03-26 08:40:39下载
    积分:1
  • b4b52
    4b5b编码器实现,初学者资源,简单的逻辑电路实现(4b5b encoder implementation, resources for beginners)
    2020-12-03 08:59:25下载
    积分:1
  • 行人交通灯系统设计与7段显示
    2022-08-09 10:50:36下载
    积分:1
  • cm03pr2
    In computer storage, multipath I/O is a fault-tolerance and performance enhancement technique whereby there is more than one physical path between the CPU in a computer system and its mass storage devices through the buses, controllers, switches, and bridge devices connecting them
    2013-06-09 00:41:09下载
    积分:1
  • vhdl,十进制加减计数器,输出计数序列信号
    vhdl,十进制加减计数器,输出计数序列信号-vhdl, decimal addition and subtraction counter, the output count sequence signal
    2022-02-07 17:03:29下载
    积分:1
  • design-of-CAN-based-on-VHDL
    基于Verilog+HDL设计CAN控制器,详细介绍各功能模块的设计。本论文的重点是CAN总线通信控制器的前端设计。即用Verilog HDL语言完成CAN协议的数据链路层的RTL级设计,实现其功能,并且能够在FPGA开发平台Quartos上通过仿真验证,证明其正确性(Verilog+ HDL-based design of CAN controller, detailed design of each functional module. This paper focuses on the CAN bus communication controller front-end design. Verilog HDL language that is used to complete the data link layer CAN protocol the RTL-level design, to achieve its function, and can be on the FPGA development platform Quartos by simulation to prove its correctness)
    2011-07-22 15:22:27下载
    积分:1
  • 696518资源总数
  • 104297会员总数
  • 29今日下载